## Control Information

<table>
<thead>
<tr>
<th>Control Item</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Document Owner</td>
<td>Mark Mason</td>
</tr>
<tr>
<td>Information Label</td>
<td>EDT Public</td>
</tr>
<tr>
<td>Supersedes</td>
<td>None</td>
</tr>
<tr>
<td>File Location</td>
<td>frm:/pci11w/p11w.doc</td>
</tr>
<tr>
<td>Document Number</td>
<td>008-00907-00</td>
</tr>
</tbody>
</table>

## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Revision Description</th>
<th>Originator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Draft</td>
<td>04-Feb-04</td>
<td>Convert from FrameMaker to Word; update pciload section</td>
<td>S Vasil</td>
</tr>
</tbody>
</table>
The information in this document is subject to change without notice and does not represent a commitment on the part of Engineering Design Team, Inc. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement.

Engineering Design Team, Inc. (“EDT”), makes no warranties, express or implied, including without limitation the implied warranties of merchantability and fitness for a particular purpose, regarding the software described in this document (“the software”). EDT does not warrant, guarantee, or make any representations regarding the use or the results of the use of the software in terms of its correctness, accuracy, reliability, currentness, or otherwise. The entire risk as to the results and performance of the software is assumed by you. The exclusion of implied warranties is not permitted by some jurisdictions. The above exclusion may not apply to you.

In no event will EDT, its directors, officers, employees, or agents be liable to you for any consequential, incidental, or indirect damages (including damages for loss of business profits, business interruption, loss of business information, and the like) arising out of the use or inability to use the software even if EDT has been advised of the possibility of such damages. Because some jurisdictions do not allow the exclusion or limitation of liability for consequential or incidental damages, the above limitations may not apply to you. EDT’s liability to you for actual damages for any cause whatsoever, and regardless of the form of the action (whether in contract, tort [including negligence], product liability or otherwise), will be limited to $50.

No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, without the express written agreement of Engineering Design Team, Inc.

© Copyright Engineering Design Team, Inc. 1997–2004. All rights reserved.

Sun, SunOS, SBus, SPARC, and SPARCstation are trademarks of Sun Microsystems, Incorporated.
Windows NT/2000/XP is a registered trademark of Microsoft Corporation.
Intel and Pentium are registered trademarks of Intel Corporation.
UNIX is a registered trademark of X/Open Company, Ltd.
OPEN LOOK is a registered trademark of UNIX System Laboratories, Inc.
Red Hat is a trademark of Red Hat Software, Inc.
IRex is a trademark of Silicon Graphics, Inc.
AIX is a registered trademark of International Business Machines Corporation.
Xilinx is a registered trademark of Xilinx, Inc.
Kodak is a trademark of Eastman Kodak Company.
The software described in this manual is based in part on the work of the independent JPEG Group.
EDT and Engineering Design Team are trademarks of Engineering Design Team, Inc.
Contents

Overview ....................................................................................................................... 5

After Installing ............................................................................................................. 6
  Testing ..................................................................................................................... 6
  Building the Sample Programs ............................................................................. 7
  Uninstalling ........................................................................................................... 8
  Upgrading the Firmware ....................................................................................... 8

Real-time Input and Output ..................................................................................... 10
  Elements of EDT Interface Applications ............................................................ 10
  DMA Library Routines ........................................................................................ 12
  EDT Message Handler Library ......................................................................... 47
    Message Definitions ....................................................................................... 47
    Files ................................................................................................................. 48

Hardware .................................................................................................................. 56
  PCI Local Bus Interface ....................................................................................... 56
  FIFO ..................................................................................................................... 56
  Device Interface .................................................................................................. 56
  Logic Levels ....................................................................................................... 56

Signals ....................................................................................................................... 58
  Synchronous Control Signals ........................................................................... 60
  Handshake Signals ............................................................................................. 60
  Asynchronous Control Signals ......................................................................... 61
  Unimplemented DR11W Signals ....................................................................... 61
  Timing .................................................................................................................. 62

Registers .................................................................................................................. 63
  Configuration Space ........................................................................................ 63
  PCI Local Bus Addresses ................................................................................ 64
  Scatter-gather DMA .......................................................................................... 65
    Performing DMA ............................................................................................ 66
  Flash ROM Access Registers .......................................................................... 71
  Device Control Registers ............................................................................... 72

Specifications ......................................................................................................... 77

References .............................................................................................................. 78
Overview

The PCI 11W is a single-slot, 16-bit parallel input/output interface for PCI local bus-based computer systems. The external interface conforms to the DR11W standard of Digital Equipment Corporation. The PCI 11W features 128 bytes of FIFO storage in each direction and can support continuous data rates of up to 8 MB per second. The board also includes diagnostic capability.

The PCI 11W supports scatter-gather Direct Memory Access (DMA) in hardware, adapting to the memory management model of the host architecture. It includes a software driver and software library, enabling applications to access the PCI 11W and transfer data continuously or in bursts across the PCI 11W interface using standard library calls.

The PCI 11W supports a high-speed block mode as well as all standard DR11W protocols. In this block mode, the PCI 11W transfers data from the PCI Local Bus memory with burst transfers, using FIFO memory on the PCI 11W to buffer the transfer. This capability is useful if your application requires high data transfer rates and does not change direction in mid-block.

The PCI 11W also allows link mode applications, in which one PCI 11W communicates with another or with a DR11W.

Test the PCI 11W by installing an optional loopback connector and executing the PCI 11W diagnostics. A diagnostic program is included with the standard PCI 11W software. The loopback connector kit is available separately. Contact Engineering Design Team or your distributor for further information.

A high-density connector attaches the PCI 11W device to the device cable supplied with the interface. The other end of the cable terminates in two standard DR11W 40-pin connectors. High-density connectors terminate both ends of a PCI 11W-to-PCI 11W interface.

This manual describes the operation of the PCI 11W with UNIX-based and Windows NT operating systems.
After Installing

After installing the PCI 11W, test the board and build the sample programs, if you wish. Instructions for uninstalling the software and upgrading the firmware are also provided if necessary.

Testing

You can perform diagnostics on the PCI 11W by installing an optional loopback connector and executing the `looptest.c` diagnostic program included with the standard PCI 11W software. The diagnostic program requires that the PCI 11W driver be installed.

To test the PCI 11W, loop output data from the host back panel or the end of the device cable back to the input. The optional EDT PCI 11W Loopback Kit, part number 012-00067, provides test connectors for both loopback configurations. The loopback kit contains complete instructions for the PCI 11W loopback diagnostics.

The diagnostic program `looptest.c`, used in conjunction with the loopback test connectors, performs the tests described in the table below. To install the program, at the command prompt, enter:

```
make looptest
```

Use `looptest` with the following command-line arguments:

```
looptest [-u n] [-c n] [-b n] [-e] [-t [psfklbi]] loopcount
```

- `-u n` The device number of the board to test: use 0 for the first PCI 11W board, 1 for the second, etc. The default device is 0.
- `-c n` Sets how many words to write for loopback data test. The default is 0xFFFF.
- `-b n` Sets how many blocks to write for DMA test. The default is 1000.
- `-e` Prints first miscompared word only.
- `-t` Selects which test to perform (the default is all):
  - `p` program I/O
  - `s` swap
  - `f` function/status bits
  - `k` input/output skew
  - `l` loopback data
  - `b` block loopback
  - `i` interrupt event

`loopcount` How many times to run the test. Zero means run until explicitly halted.

<table>
<thead>
<tr>
<th>Test Name</th>
<th>Test Operation Performed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loopback Data Test</td>
<td>Write successive values from 0 to 0xFFFF (or other value, if specified with <code>-c</code> argument), then read each word and compare the expected values with the actual values.</td>
</tr>
<tr>
<td>Swap Test</td>
<td>With the SWAP bit set, write and read walking ones and zeroes. This test exercises different data paths in the PCI 11W.</td>
</tr>
<tr>
<td>Block Loopback</td>
<td>Write 1000 blocks (or other value, if specified with –b argument) of 0x1F000 words, then read back the value of the last word in each block, comparing the actual value with the expected value.</td>
</tr>
<tr>
<td>---------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Function/Status Bits</td>
<td>Output all function bits, and compare the reported function bits in the Status Register with the looped-back status bits.</td>
</tr>
<tr>
<td>ATTN event from pulsed F2</td>
<td>Set an event interrupt function on ATTN, then pulse FNCT2 (which loops back to ATTN), and check for occurrence of the event.</td>
</tr>
<tr>
<td>Program I/O</td>
<td>Writes to data register without DMA and compares value read to value written, to ensure correctness.</td>
</tr>
<tr>
<td>Input and Output Skew</td>
<td>Writes values to the input and output skew bits of the configuration register to ascertain the input and output skew are functioning correctly.</td>
</tr>
</tbody>
</table>

See the “Signals” section on page 58 and the “Registers” section on page 63 for more information.

**Building the Sample Programs**

**UNIX-based Systems**

To build any of the example programs on UNIX-based systems, cd to /opt/EDTp11w and enter the command:

```make
make program name
```

where `file` is the name of the example program you wish to install.

To build and install all the example programs, enter the command:

```make```

**Outcome:** All example programs display a message that explains their usage when you enter their names without parameters.

**Windows NT Systems**

To build any of the example programs on Windows NT systems:

1. Run `pci11 Utilities`.
2. Enter the command:

```nmake
nmake program.exe
```

where `file` is the name of the example program you wish to build.

To build and install all the example programs, simply enter the command:

```nmake```

**Outcome:** All example programs display a message that explains their usage when you enter their names without parameters.

**Note:** You can also build the sample programs by setting up a project in Windows Visual C++. Contact EDT for instructions.
Uninstalling

Solaris Systems
To remove the PCI 11W driver on Solaris systems:
1. Become root or superuser.
2. Enter:
   \texttt{pkgrm EDTp11w}
For further details, consult your operating system documentation, or call Engineering Design Team.

Linux Systems
To remove the PCI 11W driver on Linux systems, enter:
   \texttt{cd /opt/EDTp11w}
   \texttt{make unload}
   \texttt{cd /}
   \texttt{rm -rf /opt/EDTp11w}

Windows Systems
To remove the PCI 11W toolkit on Windows systems, use the Windows Add/Remove utility. For further details, consult your Windows documentation.

You can always get the most recent update of the software from our web site, \url{www.edt.com}. See the document titled \textit{Contact Us}.

Upgrading the Firmware

Field upgrades to the PCI firmware may occasionally be necessary when upgrading to a new device driver.

The Xilinx file is downloaded to the board’s PCI interface Xilinx PROM using the \texttt{pciload} program:
1. Navigate to the directory in which you installed the driver (for UNIX-based systems, usually \texttt{/opt/EDTp11w}; for Windows, usually \texttt{C:\EDT\p11w}).
2. At the prompt, enter:
   \texttt{pciload verify}
This will compare the current PCI Xilinx file in the package with what is currently on the board’s PROM.

\textbf{Note:} If more than one board is installed on a system, use the following, where \texttt{N} is the board unit number:
   \texttt{pciload -u N verify}

\textbf{Outcome:} Dates and revision numbers of the PROM and File ID will be displayed. If these numbers match, there is no need for a field upgrade. If they differ, upgrade the flash PROM as follows:
  a. At the prompt, enter:
     \texttt{pciload update}
b. Shut down the operating system and turn the host computer off and then back on again. The board reloads firmware from flash ROM only during power-up. Therefore, after running `pciload`, the new bit file is not in the Xilinx until the system has been power-cycled; simply rebooting is not adequate.

To just see what boards are in the system, run `pciload` without any arguments:

```
pciload
```

To see other `pciload` options, run:

```
pciload help
```
Real-time Input and Output

The PCI 11W device driver can perform two kinds of DMA transfers: continuous and noncontinuous.

To perform continuous transfers, use ring buffers. The ring buffers are a set of buffers that applications can access continuously, reading and writing as required. When the last buffer in the set has been accessed, the application then cycles back to the first buffer. See `edt_configure_ring_buffers` for a complete description of the ring buffer parameters that can be configured. See the sample programs `simple_getdata.c` and `simple_putdata.c` distributed with the driver for examples of using the ring buffers.

For noncontinuous transfers, the driver uses DMA system calls `read` and `write`. Each `read` and `write` system call performs a single, noncontinuous DMA transfer.

**Note:** For portability, use the library calls `edt_reg_read`, `edt_reg_write`, `edt_reg_or`, or `edt_reg_and` to read or write the hardware registers rather than `ioctl`s.

Elements of EDT Interface Applications

Applications for performing continuous transfers typically include the following elements:

```c
#include "edtinc.h"
main()
{
    EdtDev *edt_p = edt_open("pcd", 0);
    char *buf_ptr; int outf = open("outfile", 1);

    /* Configure a ring buffer with four 1MB buffers */
    edt_configure_ring_buffers(edt_p, 1024*1024, 4, EDT_READ, NULL);
    /* start 4 buffers*/
    edt_start_buffers(edt_p, 4);

    /* This loop will capture data indefinitely, but the write()
     * (or whatever processing on the data) must be able to keep up.
     */
    while ((buf_ptr = edt_wait_for_buffers(edt_p, 1)) != NULL)
        write(outf, buf_ptr, 1024*1024);
    edt_start_buffers(edt_p, 1);
    edt_close(edt_p);
}
```

Applications for performing noncontinuous transfers typically include the following elements. This example opens a specific DMA channel with `edt_open_channel`, assuming that a multi-channel Xilinx firmware file has been loaded:

```c
#include "edtinc.h"
main()
{
    EdtDev *edt_p = edt_open_channel("pcd", 1, 2);
    char buf[1024];
    int numbytes, outf = open("outfile", 1);
```
Because read()s are noncontinuous, unless is there hardware
dhandshaking there will be gaps in the data between each read().

while ((numbytes = edt_read(edt_p, buf, 1024)) > 0)
    write(outfd, buf, numbytes);
edt_close(edt_p);
}

You can use ring buffer mode for real-time data capture using a small number of buffers (usually four
of 1 MB) configured in a round-robin data FIFO. During capture, the application must be able to
transfer or process the data before data acquisition wraps around and overwrites the buffer currently
being processed.

The example below shows real-time data capture using ring buffers, although it includes no error
checking. In this example, process_data(bufptr) must execute in the same amount of time it
takes DMA to fill a single buffer or faster.

#include "edtinc.h"

main()
{
    EdtDev *edt_p = edt_open("pcd", 0);
    /* Configure four 1 MB buffers:
    * one for DMA
    * one for the second DMA register on most EDT boards
    * one for process_data(bufptr)* to work on
    * one to keep DMA away from process_data()
    */
    edt_configure_ring_buffers(edt_p, 1*1024*1024, 4, EDT_READ, NULL);
edt_start_buffers(edt_p, 4); /* start 4 buffers */
for (;;)
{
    char *bufptr;
    /* Wait for each buffer to complete, then process it.
    * The driver continues DMA concurrently with processing.
    */
    bufptr = edt_wait_for_buffers(edt_p, 1);
    process_data(bufptr);
edt_start_buffers(edt_p, 1);
}

Check compiler options in the EDT-provided make files.
### DMA Library Routines

The DMA library provides a set of consistent routines across many of the EDT products, with simple yet powerful ring-buffered DMA capabilities. The following table lists the general DMA library routines, described in an order corresponding roughly to their general usefulness.

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Startup/Shutdown</strong></td>
<td></td>
</tr>
<tr>
<td>edt_open</td>
<td>Opens the EDT Product for application access.</td>
</tr>
<tr>
<td>edt_open_channel</td>
<td>Opens a specific channel on the EDT Product for application access.</td>
</tr>
<tr>
<td>edt_close</td>
<td>Terminates access to the EDT Product and releases resources.</td>
</tr>
<tr>
<td>edt_parse_unit</td>
<td>Parses an EDT device name string.</td>
</tr>
<tr>
<td><strong>Input/Output</strong></td>
<td></td>
</tr>
<tr>
<td>edt_read</td>
<td>Single, application-level buffer read from the EDT Product.</td>
</tr>
<tr>
<td>edt_write</td>
<td>Single, application-level buffer write to the EDT Product.</td>
</tr>
<tr>
<td>edt_start_buffers</td>
<td>Begins DMA transfer from or to specified number of buffers.</td>
</tr>
<tr>
<td>edt_stop_buffers</td>
<td>Stops DMA transfer after the current buffer(s) complete(s).</td>
</tr>
<tr>
<td>edt_check_forBuffers</td>
<td>Checks whether the specified number of buffers have completed without blocking.</td>
</tr>
<tr>
<td>edt_done_count</td>
<td>Returns absolute (cumulative) number of completed buffers.</td>
</tr>
<tr>
<td>edt_get_todo</td>
<td>Gets the number of buffers that the driver has been told to acquire.</td>
</tr>
<tr>
<td>edt_wait_forBuffers</td>
<td>Blocks until the specified number of buffers have completed.</td>
</tr>
<tr>
<td>edt_wait_for_next_buffer</td>
<td>Waits for the next buffer that completes DMA.</td>
</tr>
<tr>
<td>edt_wait_buffers_timed</td>
<td>Blocks until the specified number of buffers have completed; returns a pointer to the time that the last buffer finished.</td>
</tr>
<tr>
<td>edt_next_writebuf</td>
<td>Returns a pointer to the next buffer scheduled for output DMA.</td>
</tr>
<tr>
<td>edt_set_buffer</td>
<td>Sets which buffer should be started next.</td>
</tr>
<tr>
<td>edt_set_buffer_size</td>
<td>Used to change the size or direction of one of the ring buffers.</td>
</tr>
<tr>
<td>edt_last_buffer</td>
<td>Waits for the last buffer that has been transferred.</td>
</tr>
<tr>
<td>edt_last_buffer_timed</td>
<td>Like edt_last_buffer but also returns the time at which the dma was complete on this buffer.</td>
</tr>
<tr>
<td>edt_configure_ring_buffers</td>
<td>Configures the ring buffers.</td>
</tr>
<tr>
<td>edt_buffer_addresses</td>
<td>Returns an array of addresses referencing the ring buffers.</td>
</tr>
<tr>
<td>edt_disable_ring_buffers</td>
<td>Stops DMA transfer, disables ring buffers and releases resources.</td>
</tr>
<tr>
<td>edt_ring_buffer_overrun</td>
<td>Detects ring buffer overrun which may have corrupted data.</td>
</tr>
<tr>
<td>edt_reset_ring_buffers</td>
<td>Stops DMA in progress and resets the ring buffers.</td>
</tr>
<tr>
<td>edt_configure_block_buffers</td>
<td>Configures ring buffers using a contiguous block of memory.</td>
</tr>
<tr>
<td>edt_startdma_action</td>
<td>Specifies when to perform the action at the start of a dma transfer as set by edt_startdma_reg().</td>
</tr>
<tr>
<td>edt_enddma_action</td>
<td>Specifies when to perform the action at the end of a dma transfer as set by edt_enddma_reg().</td>
</tr>
<tr>
<td>Routine</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>edt_startdma_reg</td>
<td>Specifies the register and value to use at the start of dma, as set by</td>
</tr>
<tr>
<td></td>
<td>edt_startdma_action().</td>
</tr>
<tr>
<td>edt_abort_dma</td>
<td>Cancels the current DMA, resets pointers to the current buffer.</td>
</tr>
<tr>
<td>edt_ablort_current_dma</td>
<td>Cancels the current DMA, moves pointers to the next buffer.</td>
</tr>
<tr>
<td>edt_get_bytecount</td>
<td>Returns the number of bytes transferred.</td>
</tr>
<tr>
<td>edt_timeouts</td>
<td>Returns the cumulative number of timeouts since the device was opened.</td>
</tr>
<tr>
<td>edt_get_timeout_count</td>
<td>Returns the number of bytes transferred as of the last timeout.</td>
</tr>
<tr>
<td>edt_set_timeout_action</td>
<td>Sets the driver behavior on a timeout.</td>
</tr>
<tr>
<td>edt_get_timeout_goodbits</td>
<td>Returns the number of bits from the remote device since the last</td>
</tr>
<tr>
<td></td>
<td>timeout.</td>
</tr>
<tr>
<td>edt_do_timeout</td>
<td>Causes the driver to perform the same actions as it would on a timeout</td>
</tr>
<tr>
<td></td>
<td>(causing partially filled fifos to be flushed and dma to be aborted).</td>
</tr>
<tr>
<td>edt_get_rtimeout</td>
<td>Gets the DMA read timeout period.</td>
</tr>
<tr>
<td>edt_set_rtimeout</td>
<td>Sets how long to wait for a DMA read to complete, before returning.</td>
</tr>
<tr>
<td>edt_get_wtimeout</td>
<td>Gets the DMA write timeout period.</td>
</tr>
<tr>
<td>edt_set_wtimeout</td>
<td>Sets how long to wait for a DMA write to complete, before returning.</td>
</tr>
<tr>
<td>edt_get_timestamp</td>
<td>Gets the seconds and microseconds timestamp of dma completion</td>
</tr>
<tr>
<td></td>
<td>on the buffer specified by bufnum.</td>
</tr>
<tr>
<td>edt_get_reftime</td>
<td>Gets the seconds and microseconds timestamp in the same format as the</td>
</tr>
<tr>
<td></td>
<td>buffer_timed function.</td>
</tr>
<tr>
<td>edt_ref_tmstamp</td>
<td>Used for debugging. Able to see a history with setdebug -g with an</td>
</tr>
<tr>
<td></td>
<td>application defined event in the same timeline as driver events.</td>
</tr>
<tr>
<td>edt_get_burst_enable</td>
<td>Returns a value indicating whether PCI Bus burst transfers are</td>
</tr>
<tr>
<td></td>
<td>enabled during DMA.</td>
</tr>
<tr>
<td>edt_set_burst_enable</td>
<td>Turns on or off PCI Bus burst transfers during DMA.</td>
</tr>
<tr>
<td>edt_get_firstflush</td>
<td>Returns the value set by edt_set_firstflush(). This is an obsolete function.</td>
</tr>
<tr>
<td>edt_set_firstflush</td>
<td>Tells whether and when to flush FIFOs before DMA.</td>
</tr>
<tr>
<td>edt_flush_fifo</td>
<td>Flushes the EDT Product FIFOs.</td>
</tr>
<tr>
<td>edt_get_goodbits</td>
<td>Returns the number of bits from the remote device.</td>
</tr>
</tbody>
</table>

**Control**

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>edt_set_event_func</td>
<td>Defines a function to call when an event occurs.</td>
</tr>
<tr>
<td>edt_remove_event_func</td>
<td>Removes a previously set event function.</td>
</tr>
<tr>
<td>edt_reg_read</td>
<td>Reads the contents of the specified EDT Product register.</td>
</tr>
<tr>
<td>edt_reg_write</td>
<td>Writes a value to the specified EDT Product register.</td>
</tr>
<tr>
<td>edt_reg_and</td>
<td>ANDs the value provided with the value of the specified EDT Product</td>
</tr>
<tr>
<td></td>
<td>register.</td>
</tr>
<tr>
<td>edt_reg_or</td>
<td>ORs the value provided with the value of the specified EDT Product</td>
</tr>
<tr>
<td>Routine</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>edt_get_foicount</td>
<td>Returns the number of RCI modules connected to the EDT FOI (fiber optic interface) board.</td>
</tr>
<tr>
<td>edt_set_foiunit</td>
<td>Sets which RCI unit to address with subsequent serial and register read/write functions.</td>
</tr>
<tr>
<td>edt_intfc_write</td>
<td>A convenience routine, partly for backward compatibility, to access the XILINX interface registers.</td>
</tr>
<tr>
<td>edt_intfc_write_short</td>
<td>A convenience routine, partly for backward compatibility, to access the XILINX interface registers.</td>
</tr>
<tr>
<td>edt_intfc_write_32</td>
<td>A convenience routine, partly for backward compatibility, to access the XILINX interface registers.</td>
</tr>
</tbody>
</table>

**Utility**

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>edt_msleep</td>
<td>Sleep for the specified number of microseconds.</td>
</tr>
<tr>
<td>edt_alloc</td>
<td>Allocate page-aligned memory in a system-independent way.</td>
</tr>
<tr>
<td>edt_free</td>
<td>Free the memory allocated with edt_alloc.</td>
</tr>
<tr>
<td>edt_perror</td>
<td>Prints a system error message in case of error.</td>
</tr>
<tr>
<td>edt_errno</td>
<td>Returns an operating system-dependent error number.</td>
</tr>
<tr>
<td>edt_access</td>
<td>Determines file access independent of operating system.</td>
</tr>
<tr>
<td>edt_get_bitpath</td>
<td>Obtains pathname to the currently loaded interface bitfile from the driver.</td>
</tr>
</tbody>
</table>

### edt_open

**Description**

Opens the specified EDT Product and sets up the device handle.

**Syntax**

```c
#include "edtinc.h"
EdtDev *edt_open(char *devname, int unit) ;
```

**Arguments**

- **devname**
  a string with the name of the EDT Product board. For example, "edt".

- **unit**
  specifies the device unit number

**Return**

A handle of type (EdtDev *), or NULL if error. (The structure(EdtDev *) is defined in libedt.h.) If an error occurs, check the errno global variable for the error number. The device name for the EDT Product is "edt". Once opened, the device handle may be used to perform I/O using edt_read(), edt_write(), edt_configure_ring_buffers(), and other input-output library calls.
**edt_open_channel**

**Description**
Opens a specific DMA channel on the specified EDT Product, when multiple channels are supported by the Xilinx firmware, and sets up the device handle. Use edt_close() to close the channel.

**Syntax**

```c
#include "edtinc.h"
EdtDev *edt_open_channel(char *devname, int unit, int channel) ;
```

**Arguments**

- **devname** a string with the name of the EDT Product board. For example, "edt".
- **unit** specifies the device unit number
- **channel** specifies the DMA channel number counting from zero

**Return**
A handle of type (EdtDev *), or NULL if error. (The structure(EdtDev *) is defined in libedt.h.) If an error occurs, check the errno global variable for the error number. The device name for the EDT Product is "edt". Once opened, the device handle may be used to perform I/O using edt_read(), edt_write(), edt_configure_ring_buffers(), and other input-output library calls.

**edt_close**

**Description**
Shuts down all pending I/O operations, closes the device or channel and frees all driver resources associated with the device handle.

**Syntax**

```c
#include "edtinc.h"
int edt_close(EdtDev *edt_p);
```

**Arguments**

- **edt_p** device handle returned from edt_open or edt_open_channel.

**Return**

0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.
**edt_parse_unit**

**Description**

Parses an EDT device name string. Fills in the name of the device, with the default_device if specified, or a default determined by the package, and returns a unit number. Designed to facilitate a flexible device/unit command line argument scheme for application programs. Most EDT example/utility programs use this subroutine to allow users to specify either a unit number alone or a device/unit number concatenation.

For example, if you are using a PCI CD, then either xtest -u 0 or xtest -u pcd0 could both be used, since xtest sends the argument to edt_parse_unit, and the subroutine parses the string to returns the device and unit number separately.

**Syntax**

```c
int edt_parse_unit(char *str, char *dev, char *default_dev)
```

**Arguments**

- `str`: device name string. Should be either a unit number ("0" - "8") or device/unit concatenation ("pcd0," "pcd1," etc.).
- `dev`: device string, filled in by the routine. For example, "pcd."
- `default_dev`: device name to use if none is given in the str argument. If NULL, will be filled in by the default device for the package in use. For example, if the code base is from a PCI CD package, the default_dev will be set to "pcd."

**Return**

Unit number or -1 on error. The first device is unit 0.

**See Also**

example/utility programs xtest.c, initcam.c, take.c

**edt_read**

**Description**

Performs a read on the EDT Product. For those on UNIX systems, the UNIX 2 GB file offset bug is avoided during large amounts of input or output, that is, reading past 231 bytes does not fail. This call is not multibuffering, and no transfer is active when it completes.

**Syntax**

```c
#include "edtinc.h"
int edt_read(EdtDev *edt_p, void *buf, int size);
```

**Arguments**

- `edt_p`: device handle returned from edt_open or edt_open_channel
- `buf`: address of buffer to read into
- `size`: size of read in bytes
**Return**
The return value from read, normally the number of bytes read; –1 is returned in case of error. Call edt_perror() to get the system error message.

**Note**
If using timeouts, call edt_timeouts after edt_read returns to see if the number of timeouts has incremented. If it has incremented, call edt_get_timeout_count to get the number of bytes transferred into the buffer. DMA does not automatically continue on to the next buffer, so you need to call edt_start_buffers to move on to the next buffer in the ring.

---

### edt_write

**Description**
Perform a write on the EDT Product. For those on UNIX systems, the UNIX 2 GB file offset bug is avoided during large amounts of input or output; that is, writing past 231 does not fail. This call is not multibuffering, and no transfer is active when it completes.

**Syntax**
```c
#include "edtinc.h"
int edt_write(EdtDev *edt_p, void *buf, int size);
```

**Arguments**
- `edt_p`: device handle returned from `edt_open` or `edt_open_channel`
- `buf`: address of buffer to write from
- `size`: size of write in bytes

**Return**
The return value from write; –1 is returned in case of error. Call edt_perror() to get the system error message.

**Note**
If using timeouts, call edt_timeouts after edt_write returns to see if the number of timeouts has incremented. If it has incremented, call edt_get_timeout_count to get the number of bytes transferred into the buffer. DMA does not automatically continue on to the next buffer, so you need to call edt_startBuffers to move on to the next buffer in the ring.

---

### edt_start_buffers

**Description**
Starts DMA to the specified number of buffers. If you supply a number greater than the number of buffers set up, DMA continues looping through the buffers until the total count has been satisfied.

**Syntax**
```c
#include "edtinc.h"
int edt_start_buffers(EdtDev *edt_p, int bufnum);
```
Arguments

edt_p  device handle returned from edt_open or edt_open_channel
bufnum  Number of buffers to release to the driver for transfer. An argument of 0 puts the driver in free running mode, and transfers run continuously until edt_stop_buffers() is called.

Return

0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

edt_stopBuffers

Description

Stops DMA transfer after the current buffer has completed. Ring buffer mode remains active, and transfers will be continued by calling edt_start_buffers().

Syntax

#include "edtinc.h"
int edt_stopBuffers(EdtDev *edt_p);

Arguments

edt_p  device handle returned from edt_open or edt_open_channel

Return

0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

edt_check_for_buffers

Description

 Checks whether the specified number of buffers have completed without blocking.

Syntax

#include "edtinc.h"
void *edt_check_for_buffers(EdtDev *edt_p, int count);

Arguments

edt_p  device handle returned from edt_open or edt_open_channel.
count  number of buffers. Must be 1 or greater. Four is recommended.

Return

Returns the address of the ring buffer corresponding to count if it has completed DMA, or NULL if count buffers are not yet complete.

Note

If the ring buffer is in free-running mode and the application cannot process data as fast as it is acquired, DMA will wrap around and overwrite the referenced buffer. The application must ensure that the data in the buffer is processed or copied out in time to prevent overrun.
**edt_done_count**

*Description*

Returns the cumulative count of completed buffer transfers in ring buffer mode.

*Syntax*

```c
#include "edtinc.h"
int edt_done_count(EdtDev *edt_p);
```

*Arguments*

- `edt_p`  
  device handle returned from `edt_open` or `edt_open_channel`.

*Return*

The number of completed buffer transfers. Completed buffers are numbered consecutively starting with 0 when `edt_configure_ring_buffers()` is invoked. The index of the ring buffer most recently completed by the driver equals the number returned modulo the number of ring buffers. –1 is returned if ring buffer mode is not configured. If an error occurs, call `edt_perror()` to get the system error message.

**edt_get_todo**

*Description*

Gets the number of buffers that the driver has been told to acquire. This allows an application to know the state of the ring buffers within an interrupt, timeout, or when cleaning up on close. It also allows the application to know how close it is getting behind the acquisition. It is not normally needed.

*Syntax*

```c
uint_t edt_get_todo(EdtDev *edt_p);
```

*Arguments*

- `edt_p`  
  device handle returned from `edt_open` or `edt_open_channel`.

*Example*

```c
int curdone;
int curtodo;
curdone=edt_done_count(pdv_p);
curtodo=edt_get_todo(pdv_p);
/* curtodo--curdone how close the dma is to catching with our processing */
```

*Return*

Number of buffers started via `edt_start_buffers`.

*See Also*

`edt_done_count()`, `edt_start_buffers()`, `edt_wait_for_buffers()`
**edt_wait_forBuffers**

**Description**
Blocks until the specified number of buffers have completed.

**Syntax**
```c
#include "edtinc.h"
void *edt_wait_buffers(EdtDev *edt_p, int count);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`
- `count` How many buffers to block for. Completed buffers are numbered relatively; start each call with 1.

**Return**
Address of last completed buffer on success; NULL on error. If an error occurs, call `edt_perror()` to get the system error message.

**Note**
If using timeouts, call `edt_timeouts` after `edt_wait_for_buffers` returns to see if the number of timeouts has incremented. If it has incremented, call `edt_get_timeout_count` to get the number of bytes transferred into the buffer. DMA does not automatically continue on to the next buffer, so you need to call `edt_start_buffers` to move on to the next buffer in the ring.

**Note**
If the ring buffer is in free-running mode and the application cannot process data as fast as it is acquired, DMA will wrap around and overwrite the referenced buffer. The application must ensure that the data in the buffer is processed or copied out in time to prevent overrun.

**edt_wait_for_next_buffer**

**Description**
Waits for the next buffer that finishes DMA. Depending on how often this routine is called, buffers that have already completed DMA might be skipped.

**Syntax**
```c
#include "edtinc.h"
void *edt_wait_for_next_buffer(EdtDev *edt_p);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`.

**Return**
Returns a pointer to the buffer, or NULL on failure. If an error occurs, call `edt_perror()` to get the system error message.

**edt_wait_buffers_timed**

**Description**
Blocks until the specified number of buffers have completed with a pointer to the time the last buffer finished.
Syntax

```c
#include "edtinc.h"
void *edt_wait_buffers_timed (EdtDev *edt_p, int count, uint *timep);
```

Arguments

- **edt_p**: device handle returned from `edt_open` or `edt_open_channel`
- **count**: buffer number for which to block. Completed buffers are numbered cumulatively starting with 0 when the EDT Product is opened.
- **timep**: pointer to an array of two unsigned integers. The first integer is seconds, the next integer is microseconds representing the system time at which the buffer completed.

Return

Address of last completed buffer on success; NULL on error. If an error occurs, call `edt_perror()` to get the system error message.

Note

If the ring buffer is in free-running mode and the application cannot process data as fast as it is acquired, DMA will wrap around and overwrite the referenced buffer. The application must ensure that the data in the buffer is processed or copied out in time to prevent overrun.

**edt_next_writebuf**

Description

Returns a pointer to the next buffer scheduled for output DMA, in order to fill the buffer with data.

Syntax

```c
#include "edtinc.h"
void *edt_next_writebuf(EdtDev *edt_p) ;
```

Arguments

- **edt_p**: device handle returned from `edt_open` or `edt_open_channel`.

Return

Returns a pointer to the buffer, or NULL on failure. If an error occurs, call `edt_perror()` to get the system error message.

**edt_set_buffer**

Description

Sets which buffer should be started next. Usually done to recover after a timeout, interrupt, or error.

Arguments

- **edt_p**: device handle returned from `edt_open` or `edt_open_channel`.

Syntax

```c
#include "edtinc.h"
void *edt_next_writebuf(EdtDev *edt_p) ;
```
Example
u_int curdone;
edt_stop_buffers(edt_p);
curdone=edt_done_count(edt_p);
edt_set_buffer(edt_p, 0);

Return
0 on success, -1 on failure.

See Also
edt_stopBuffers(), edt_done_count(), edt_get_todo()

edt_set_buffer_size

Description
Used to change the size or direction of one of the ring buffers. Almost never used. Mixing directions requires detailed knowledge of the interface since pending preloaded DMA transfers need to be coordinated with the interface fifo direction. For example, a dma write will complete when the data is in the output fifo, but the dma read should not be started until the data is out to the external device. Most applications requiring fast mixed reads/writes have worked out more cleanly using separate, simultaneous, read and write dma transfers using different dma channels.

Arguments
    edt_p   device handle returned from edt_open or edt_open_channel
    which_buf  index of ring buffer to change
    size     size to change it to
    write_flag  direction

Syntax
int edt_set_buffer_size(EdtDev *edt_p, unsigned int which_buf, unsigned int size, unsigned int write_flag)

Example
u_int bufnum=3;
u_int bsize=1024;
u_int dirflag=EDT_WRITE;
int ret;
ret=edt_set_buffer_size(edt_p, bufnum, bsize, dirflag);

Return
0 on success, -1 on failure.

See Also
edt_open_channel(), redpcd8.c, rd16.c, rdssdio.c, wrssdio.c
**edit_last_buffer**

*Description*
Waits for the last buffer that has been transferred. This is useful if the application cannot keep up with buffer transfer. If this routine is called for a second time before another buffer has been transferred, it will block waiting for the next transfer to complete.

*Arguments*
- `edt_p` device struct returned from `edt_open`
- `nSkipped` pointer to an integer which will be filled in with number of buffers skipped, if any.

*Syntax*

```c
unsigned char *edit_last_buffer(EditDev *edt_p, int *nSkipped)
```

*Example*

```c
int skipped.bufs;
char *buf;
buf=edit_last_buffer(edt_p, &skipped.bufs);
```

*Return*
Address of the image.

*See Also*
edt_wait_for_buffers, edt_last_buffer_timed

**edit_last_buffer_timed**

*Description*
Like `edit_last_buffer` but also returns the time at which the dma was complete on this buffer. “timep” should point to an array of unsigned integers which will be filled in with the seconds and microseconds of the time the buffer was finished being transferred.

*Arguments*
- `edt_p` device struct returned from `edt_open`
- `timep` pointer to an unsigned integer array

*Syntax*

```c
unsigned char *edit_last_buffer_timed(EditDev *edt_p, u_int *timep)
```

*Example*

```c
u_int timestamp [2];
char *buf;
buf=edit_last_buffer_timed(edt_p, timestamp);
```

*Return*
Address of the image.
See Also
edt_wait_for_buffers(), edt_last_buffer(), edt_wait_buffers_timed

**edt_configure_ring_buffers**

Description
Configures the EDT device ring buffers. Any previous configuration is replaced, and previously allocated buffers are released. Buffers can be allocated and maintained within the EDT device library or within the user application itself.

Syntax
```
#include "edtinc.h"
int edt_configure_ring_buffers(EdtDev *edt_p, int bufsize, int nbufs, int data_output, void *bufarray[]);
```

Arguments
- *edt_p* device handle returned from edt_open or edt_open_channel
- *bufsize* size of each buffer. For optimal efficiency, allocate a value approximating throughput divided by 20: that is, if transfer occurs at 20 MB per second, allocate 1 MB per buffer. Buffers significantly larger or smaller can overuse memory or lock the system up in processing interrupts at this speed.
- *nbufs* number of buffers. Must be 1 or greater. Four is recommended for most applications.
- *data_direction* Indicates whether this connection is to be used for input or output. Only one direction is possible per device or subdevice at any given time:
  - EDT_READ = 0
  - EDT_WRITE = 1
- *bufarray* If NULL, the library will allocate a set of page-aligned ring buffers. If not NULL, this argument is an array of pointers to application-allocated buffers; these buffers must match the size and number of buffers specified in this call and will be used as the ring buffers.

Return
0 on success; –1 on error. If all buffers cannot be allocated, none are allocated and an error is returned. Call edt_perror() to get the system error message.

**edt_buffer_addresses**

Description
Returns an array containing the addresses of the ring buffers.

Syntax
```
#include "edtinc.h"
void **edt_buffer_addresses(EdtDev *edt_p);
```
**Arguments**

`edt_p` 
device handle returned from `edt_open` or `edt_open_channel`.

**Return**

An array of pointers to the ring buffers allocated by the driver or the library. The array is indexed from zero to n-1 where n is the number of ring buffers set in `edt_configure_ring_buffers()`.

**edt_disable_ring_buffers**

**Description**

Disables the EDT device ring buffers. Pending DMA is cancelled and all buffers are released.

**Syntax**

```c
#include "edtinc.h"
int edt_disable_ring_buffers(EdtDev *edt_p);
```

**Arguments**

`edt_p` 
device handle returned from `edt_open` or `edt_open_channel`

**Return**

0 on success; –1 on error. If an error occurs, call `edt_perror()` to get the system error message.

**edt_ring_buffer_overrun**

**Description**

Returns true (1) when DMA has wrapped around the ring buffer and overwritten the buffer which the application is about to access. Returns false (0) otherwise.

**Syntax**

```c
#include "edtinc.h"
int edt_ring_buffer_overrun(EdtDev *edt_p);
```

**Arguments**

`edt_p` 
device handle returned from `edt_open` or `edt_open_channel`

**Return**

1 (true) when overrun has occurred, corrupting the current buffer, 0 (false) otherwise.

0 on success; –1 on error. If an error occurs, call `edt_perror()` to get the system error message.

**edt_reset_ring_buffers**

**Description**

Stops any DMA currently in progress, then resets the ring buffer to start the next DMA at bufnum.

**Syntax**

```c
#include "edtinc.h"
int edt_reset_ring_buffers(EdtDev *edt_p, int bufnum) ;
```
Arguments

edt_p  device handle returned from edt_open or edt_open_channel.
bufnum  The index of the ring buffer at which to start the next DMA. A number larger than the number of buffers set up sets the current done count to the number supplied modulo the number of buffers.

Return

0 on success; -1 on error. If an error occurs, call edt_perror() to get the system error message.

edt_configure_block_buffers

Description

Similar to edt_configure_ring_buffers, except that it allocates the ring buffers as a single large block, setting the ring buffer addresses from within that block. This allows reading or writing buffers from/to a file in single chunks larger than the buffer size, which is sometimes considerably more efficient. Buffer sizes are rounded up by PAGE_SIZE so that DMA occurs on a page boundary.

Syntax

int edt_configure_block_buffers(EdtDev edt_p, int bufsize, int numbufs, int write_flag, int header_size, int header_before)

Arguments

edt_p  device struct returned from edt_open
bufsize  size of the individual buffers
numbufs  number of buffers to create
write_flag  1, if these buffers are set up to go out; 0 otherwise
header_size  if non-zero, additional memory (header_size bytes) will be allocated for each buffer for Header data. The location of this header space is determined by the argument header_before.
header_before  if non-zero, the header space defined by header_size is placed before the DMA buffer; otherwise, it comes after the DMA buffer. The value returned by edt_wait_for_buffers is always the DMA buffer.

Return

0 on success, -1 on failure.

See Also

edt_configure_ring_buffers
**edt_startdma_action**

**Description**
Specifies when to perform the action at the start of a dma transfer as specified by edt_startdma_reg(). A common use of this is to write to a register which signals an external device that dma has started, to trigger the device to start sending. The default is no dma action. The PDV library uses this function to send a trigger to a camera at the start of dma. This function allows the register write to occur in a critical section with the start of dma and at the same time.

**Syntax**
void edt_startdma_action(EdtDev *edt_p, uint_t val);

**Arguments**
- *edt_p* device struct returned from edt_open
- *val* One of EDT_ACT_NEVER, EDT_ACT_ONCE, or EDT_ACT_ALWAYS

**Example**
edt_startdma_action(edt_p, EDT_ACT_ALWAYS);
edt_startdma_reg(edt_p, PDV_CMD, PDV_ENABLE_GRAB);

**Return**
void

**See Also**
edt_startdma_reg(), edt_reg_write(), edt_reg_read()

**edt_enddma_action**

**Description**
Specifies when to perform the action at the end of a dma transfer as specified by edt_enddma_reg(). A common use of this is to write to a register which signals an external device that dma is complete, or to change the state of a signal which will be changed at the start of dma, so the external device can look for an edge. The default is no end of dma action. Most applications can set the output signal, if needed, from the application with edt_reg_write(). This routine is only needed if the action must happen within microseconds of the end of dma.

**Syntax**
void edt_enddma_action(EdtDev *edt_p, uint_t val);

**Arguments**
- *edt_p* device struct returned from edt_open
- *val* One of EDT_ACT_NEVER, EDT_ACT_ONCE, or EDT_ACT ALWAYS

**Example**
u_int fnct_value=0x1;
edt_enddma_action(edt_p, EDT_ACT_ALWAYS);
edt_enddma_reg(edt_p, PCD_FUNCT, fnct_value);
Return
void

See Also
edt_startdma_action(), edt_startdma_reg(), edt_reg_write(), edt_reg_read()

edt_startdma_reg

Description
Sets the register and value to use at the start of dma, as set by edt_startdma_action().

Syntax
void edt_startdma_reg(EdtDev *edt_p, uint_t desc, uint_t val);

Arguments
edt_p  device struct returned from edt_open
desc   register description of which register to use as in edtreg.h
val    value to write

Example
edt_startdma_action(edt_p, EDT_ACT_ALWAYS);
edt_startdma_reg(edt_p, PDV_CMD, PDV_ENABLE_GRAB);

Return
void

See Also
edt_startdma_action()

edt_abort_dma

Description
Stops any transfers currently in progress, resets the ring buffer pointers to restart on the current buffer.

Syntax
#include "edtinc.h"
int edt_abort_dma(EdtDev *edt_p);

Arguments
edt_p       device handle returned from edt_open or edt_open_channel.

Return
0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

edt_abort_current_dma

Description
Stops the current transfers, resets the ring buffer pointers to the next buffer.
Syntax
#include "edtinc.h"
int edt_abort_current_dma(EdtDev *edt_p);

Arguments
edt_p
device handle returned from edt_open or edt_open_channel.

Return
0 on success, -1 on failure

edt_get_bytecount

Description
Returns the number of bytes transferred since the last call of edt_open, accurate to the burst size, if burst is enabled.

Syntax
#include "edtinc.h"
int edt_get_bytecount(EdtDev *edt_p);

Arguments
edt_p
device handle returned from edt_open or edt_open_channel

Return
The number of bytes transferred, as described above.

edt_timeouts

Description
Returns the number of read and write timeouts that have occurred since the last call of edt_open.

Syntax
#include "edtinc.h"
int edt_timeouts(EdtDev *edt_p);

Arguments
edt_p
device handle returned from edt_open or edt_open_channel

Return
The number of read and write timeouts that have occurred since the last call of edt_open.

edt_get_timeout_count

Description
Returns the number of bytes transferred at last timeout.

Syntax
#include "edtinc.h"
int edt_get_timeout_count(EdtDev *edt_p);

**Arguments**

*edt_p*  
device handle returned from *edt_open* or *edt_open_channel*

**Return**

The number of bytes transferred at last timeout.

**edt_set_timeout_action**

**Description**

Sets the driver behavior on a timeout.

**Syntax**

```c
#include "edtinc.h"
void edt_set_timeout_action(EdtDev *edt_p, int action);
```

**Arguments**

*edt_p*  
device handle returned from *edt_open* or *edt_open_channel*

*action*  
integer configures the any action taken on a timeout. Definitions:

- EDT_TIMEOUT_NULL  
  no extra action taken
- EDT_TIMEOUT_BIT_STROBE  
  flush any valid bits left in input circuits of SSDIO.

**Return**

No return value.

**edt_get_timeout_goodbits**

**Description**

Returns the number of good bits in the last long word of a read buffer after the last timeout. This routine is called after a timeout, if the timeout action is set to EDT_TIMEOUT_BIT_STROBE. (See *edt_set_timeout_action* on page 30.)

**Syntax**

```c
#include "edtinc.h"
int edt_get_timeout_goodbits(EdtDev *edt_p);
```

**Arguments**

*edt_p*  
device handle returned from *edt_open* or *edt_open_channel*

**Return**

Number 0–31 represents the number of good bits in the last 32-bit word of the read buffer associated with the last timeout.
**edt_do_timeout**

**Description**
Causes the driver to perform the same actions as it would on a timeout (causing partially filled fifos to be flushed and dma to be aborted). Used when the application has knowledge that no more data will be sent/accepted. Used when a common timeout cannot be known, such as when acquiring data from a telescope ccd array where the amount of data sent depends on unknown future celestial events. Also used by the library when the operating system can not otherwise wait for an interrupt and timeout at the same time.

**Syntax**

```c
int edt_do_timeout(EdtDev *edt_p)
```

**Arguments**
- `edt_p` device struct returned from edt_open

**Example**

```c
edt_do_timeout(edt_p);
```

**Return**
0 on success, -1 on failure

**See Also**
ring buffer discussion

**edt_get_rtimeout**

**Description**
Gets the current read timeout value: the number of milliseconds to wait for DMA reads to complete before returning.

**Syntax**

```c
#include "edtinc.h"
int edt_get_rtimeout(EdtDev *edt_p);
```

**Arguments**
- `edt_p` device handle returned from edt_open or edt_open_channel

**Return**
The number of milliseconds in the current read timeout period.

**edt_set_rtimeout**

**Description**
Sets the number of milliseconds for data read calls, such as edt_read(), to wait for DMA to complete before returning. A value of 0 causes the I/O operation to wait forever—that is, to block on a read. EDT_set_rtimeout affects edt_wait_for_buffers (see page XX) and edt_read (see page XX).

**Syntax**

```c
#include "edtinc.h"
```
int edt_set_rtimeout(EdtDev *edt_p, int value);

Arguments
- *edt_p*: device handle returned from `edt_open` or `edt_open_channel`
- *value*: The number of milliseconds in the timeout period.

Return
0 on success; –1 on error. If an error occurs, call `edt_perror()` to get the system error message.

**edt_get_wtimeout**

Description
 Gets the current write timeout value: the number of milliseconds to wait for DMA writes to complete before returning.

Syntax
```c
#include "edtinc.h"
int edt_get_wtimeout(EdtDev *edt_p);
```

Arguments
- *edt_p*: device handle returned from `edt_open` or `edt_open_channel`

Return
The number of milliseconds in the current write timeout period.

**edt_set_wtimeout**

Description
 Sets the number of milliseconds for data write calls, such as `edt_write()`, to wait for DMA to complete before returning. A value of 0 causes the I/O operation to wait forever—that is, to block on a write. `Edt_set_wtimeout` affects `edt_wait_for_buffers` (see page XX) and `edt_write` (see page XX).

Syntax
```c
#include "edtinc.h"
int edt_set_wtimeout(EdtDev *edt_p, int value);
```

Arguments
- *edt_p*: device handle returned from `edt_open` or `edt_open_channel`
- *value*: The number of milliseconds in the timeout period.

Return
0 on success; –1 on error. If an error occurs, call `edt_perror()` to get the system error message.
**edt_get_timestamp**

**Description**

Gets the seconds and microseconds timestamp of when dma was completed on the buffer specified by bufnum. “bufnum” is moded by the number of buffers in the ring buffer, so it can either be an index, or the number of buffers completed.

**Syntax**

```c
int edt_get_timestamp(EdtDev *edt_p, u_int *timep, u_int bufnum)
```

**Arguments**

- `edt_p` : device struct returned from edt_open
- `timep` : pointer to an unsigned integer array
- `bufnum` : buffer index, or number of buffers completed

**Example**

```c
int timestamp[2];
bufnum=edt_done_count(edt_p);
edt_get_timestamp(edt_p, timestamp, bufnum);
```

**Return**

0 on success, -1 on failure. Fills in timestamp pointed to by timep.

**See Also**

edt_timestamp(), edt_done_count(), edt_wait_buffers_timed

**edt_get_reftime**

**Description**

Gets the seconds and microseconds timestamp in the same format as the buffer_timed functions. Used for debugging and coordinating dma completion time with other events.

**Syntax**

```c
int edt_get_reftime(EdtDev *edt_p, u_int *timep)
```

**Arguments**

- `edt_p` : device struct returned from edt_open
- `timep` : pointer to an unsigned integer array
- `bufnum` : buffer index, or number of buffers completed

**Example**

```c
int timestamp[2];
edt_get_reftime(edt_p, timestamp);
```

**Return**

0 on success, -1 on failure. Fills in timestamp pointed to by timep.
**See Also**
edt_timestamp(), edt_done_count(), edt_wait_buffers_timed

**edt_ref_tmstamp**

**Description**
Used for debugging and viewing a history with setdebug -g with an application-defined event in the same timeline as driver events.

**Syntax**
```c
int edt_ref_tmstamp(EdtDev *edt_p, u_int val)
```

**Arguments**
- `edt_p` device struct returned from edt_open
- `val` an arbitrary value meaningful to the application

**Example**
```c
#define BEFORE_WAIT 0x11212aaaa
#define AFTER_WAIT 0x3344bbbb
u_char *buf;
edt_ref_tmstamp(edt_p, BEFORE_WAIT);
buf=edt_wait_for_buffer(edt_p);
edt_reg_tmstamp(edt_p, AFTER_WAIT);
/* now look at output of setdebug -g */
```

**Return**
0 on success, -1 on failure.

**See Also**
documentation on setdebug

**edt_get_burst_enable**

**Description**
Returns the value of the burst enable flag, determining whether the DMA master transfers as many words as possible at once, or transfers them one at a time as soon as the data is acquired. Burst transfers are enabled by default to optimize use of the bus. For more information, see `edt_set_burst_enable` on page 35.

**Syntax**
```c
#include "edtinc.h"
int edt_get_burst_enable(EdtDev *edt_p);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`
Return
A value of 1 if burst transfers are enabled; 0 otherwise.

edt_set_burst_enable

Description
Sets the burst enable flag, determining whether the DMA master transfers as many words as possible at
once, or transfers them one at a time as soon as the data is acquired. Burst transfers are enabled by
default to optimize use of the bus; however, you may wish to disable them if data latency is an issue, or
for diagnosing DMA problems.

Syntax
#include "edtinc.h"
void edt_set_burst_enable(EdtDev *edt_p, int onoff);

Arguments
edt_p device handle returned from edt_open or edt_open_channel
onoff A value of 1 turns the flag on (the default); 0 turns it off.

Return
No return value.

edt_get_firstflush

Description
Returns the value set by edt_set_firstflush(). This is an obsolete function that was only used as a kludge
to detect EDT_ACT_KBS (also obsolete).

Syntax
int edt_get_firstflush(EdtDev *edt_p)

Arguments
edt_p device struct returned from edt_open.

Example
int application_should_already_know_this;
application_should_already_know_this=edt_get_firstflush(edt_p);

Return
Yes

See Also
edt_set_firstflush
**edt_set_firstflush**

**Description**
Tells whether and when to flush the FIFOs before DMA transfer. By default, the FIFOs are not flushed. However, certain applications may require flushing before a given DMA transfer, or before each transfer.

**Syntax**
```c
#include "edtinc.h"
int *edt_set_firstflush(EdtDev *edt_p, int flag);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`.
- `flag` Tells whether and when to flush the FIFOs. Valid values are:
  - `EDT_ACT_NEVER` don’t flush before DMA transfer (default)
  - `EDT_ACT_ONCE` flush before the start of the next DMA transfer
  - `EDT_ACT_ALWAYS` flush before the start of every DMA transfer

**Return**
0 on success; –1 on error. If an error occurs, call `edt_errno()` to get the system error message.

**edt_flush_fifo**

**Description**
Flushes the board’s input and output FIFOs, to allow new data transfers to start from a known state.

**Syntax**
```c
#include "edtinc.h"
void edt_flush_fifo(EdtDev *edt_p);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`

**Return**
No return value.

**edt_get_goodbits**

**Description**
Returns the current number of good bits in the last long word of a read buffer (0 through 31).

**Syntax**
```c
#include "edtinc.h"
int edt_get_goodbits(EdtDev *edt_p);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`
**Return**
Number 0–31 represents the number of good bits in the 32-bit word of the current read buffer.

**edt_set_event_func**

**Description**
Defines a function to call when an event occurs. Use this routine to send an application-specific function when required; for example, when DMA completes, allowing the application to continue executing until the event of interest occurs.

If you wish to receive notification of one event only, and then disable further event notification, send a final argument of 0 (see the continue parameter described below). This disables event notification at the time of the callback to your function.

**Syntax**

```c
#include "edtinc.h"

int edt_set_event_func(EdtDev *edt_p, int event, void (*func)(void *),
                        void *data, int continue);
```

**Arguments**

- `edt_p` device handle returned from `edt_open` or `edt_open_channel`.
- `event` The event that causes the function to be called. Valid events are:

<table>
<thead>
<tr>
<th>Event</th>
<th>Description</th>
<th>Board</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDT_PDV_EVENT_ACQUIRE</td>
<td>Image has been acquired; shutter has closed; subject can be moved if necessary; DMA will now restart</td>
<td>PCI DV, PCI DVK, PCI FOI</td>
</tr>
<tr>
<td>EDT_PDV_EVENT_FVAL</td>
<td>Frame Valid line is set</td>
<td>PCI DV, PCI DVK</td>
</tr>
<tr>
<td>EDT_EVENT_P16D_DINT</td>
<td>Device interrupt occurred</td>
<td>PCI 16D</td>
</tr>
<tr>
<td>EDT_EVENT_P11W_ATTN</td>
<td>Attention interrupt occurred</td>
<td>PCI 11W</td>
</tr>
<tr>
<td>EDT_EVENT_P11W_CNT</td>
<td>Count interrupt occurred</td>
<td>PCI 11W</td>
</tr>
<tr>
<td>EDT_EVENT_PCD_STAT1</td>
<td>Interrupt occurred on Status 1 line</td>
<td>PCI CD</td>
</tr>
<tr>
<td>EDT_EVENT_PCD_STAT2</td>
<td>Interrupt occurred on Status 2 line</td>
<td>PCI CD</td>
</tr>
<tr>
<td>EDT_EVENT_PCD_STAT3</td>
<td>Interrupt occurred on Status 3 line</td>
<td>PCI CD</td>
</tr>
<tr>
<td>EDT_EVENT_PCD_STAT4</td>
<td>Interrupt occurred on Status 4 line</td>
<td>PCI CD</td>
</tr>
<tr>
<td>EDT_EVENT_ENDDMA</td>
<td>DMA has completed</td>
<td>ALL</td>
</tr>
</tbody>
</table>
- `func` The function you’ve defined to call when the event occurs.
data  Pointer to data block (if any) to send to the function as an argument; usually edt_p.

continue  Flag to enable or disable continued event notification. A value of 0 causes an implied edt_remove_event_func as the event is triggered.

Return
0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

**edt_remove_event_func**

*Description*
Removes an event function previously set with edt_set_event_func.

*Note*
This routine is implemented on PCI Bus platforms only.

*Syntax*
```c
#include "edtinc.h"
int edt_remove_event_func(EdtDev *edt_p, int event);
```

*Arguments*
- edt_p  device handle returned from edt_open or edt_open_channel.
- event  The event that causes the function to be called. Valid events are as listed in edt_set_event_func on page 37.

*Return*
0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

**edt_reg_read**

*Description*
Reads the specified register and returns its value. Use this routine instead of using ioctls.

*Syntax*
```c
#include "edtinc.h"
uint edt_reg_read(EdtDev *edt_p, uint address);
```

*Arguments*
- edt_p  device handle returned from edt_open or edt_open_channel
- address  The name of the register to read. Use the names provided in the register descriptions in the section entitled “Hardware.”

*Return*
The value of the register.

**edt_reg_write**

*Note*
Use this routine with care; it writes directly to the hardware. An incorrect value can crash...
your system, possibly causing loss of data.

**Description**
Write the specified value to the specified register. Use this routine instead of using ioctls.

**Syntax**
```c
#include "edtinc.h"
void edt_reg_write(EdtDev *edt_p, uint address, uint value);
```

**Arguments**
- `edt_p` : device handle returned from `edt_open` or `edt_open_channel`
- `address` : The name of the register to write. Use the names provided in the register descriptions in the section entitled “Hardware.”
- `value` : The desired value to write in the register.

**Return**
No return value.

**edt_reg_and**

**Note**
Use this routine with care; it writes directly to the hardware. An incorrect value can crash your system, possibly causing loss of data.

**Description**
Performs a bitwise logical AND of the value of the specified register and the value provided in the argument; the result becomes the new value of the register. Use this routine instead of using ioctls.

**Syntax**
```c
#include "edtinc.h"
uint edt_reg_and(EdtDev *edt_p, uint address, uint mask);
```

**Arguments**
- `edt_p` : device handle returned from `edt_open` or `edt_open_channel`
- `address` : The name of the register to modify. Use the names provided in the register descriptions in the section entitled “Hardware.”
- `mask` : The value to AND with the register.

**Return**
The new value of the register.

**edt_reg_or**

**Note**
Use this routine with care; it writes directly to the hardware. An incorrect value can crash your system, possibly causing loss of data.
**Description**
Performs a bitwise logical OR of the value of the specified register and the value provided in the argument; the result becomes the new value of the register. Use this routine instead of using ioctls.

**Syntax**

```c
#include "edtinc.h"

uint edt_reg_or(EdtDev *edt_p, uint address, uint mask);
```

**Arguments**
- `edt_p` device handle returned from `edt_open` or `edt_open_channel`
- `address` The name of the register to modify. Use the names provided in the register descriptions in the section entitled “Hardware.”
- `mask` The value to OR with the register.

**Return**
The new value of the register.

---

**edt_get_foiount**

**Description**
Returns the number of RCI modules connected to the EDT FOI (fiber optic interface) board.

**Syntax**

```c
int edt_get_foiount(EdtDev *edt_p)
```

**Arguments**
- `edt_p` device struct returned from `edt_open`

**Example**

```c
int num-rcis;
num_rcia=edt_get_foiount(edt_p);
```

**Return**
Integer

**See Also**
`edt_set_foiunit()`, `edt_get_foiunit()`, `edt_set_foiunit()`

---

**edt_set_foiount**

**Description**
Sets which RCI unit to address with subsequent serial and register read/write functions. Used with the PDV FOI.

**Syntax**

```c
int edt_set_foiount(EdtDev *edt_p, int unit)
```
Arguments

- *edt_p*: device struct returned from `edt_open`
- *unit*: unit number of RCI unit

Example

```c
int nextunit;
nextunit=3;
edt_set_foiunit(edt_p, nextunit);
```

Return

0 on success, -1 on failure

See Also

- `pdv_serial_write()`, `edt_reg_write()`, `edt_reg_read()`, `pdv_serial_read()`

**edt_intfc_write**

Description

A convenience routine, partly for backward compatability, to access the XILINX interface registers. The register descriptors used by `edt_reg_write()` can also be used, since `edt_intfc_write` masks off the offset.

Syntax

```c
void edt_intfc_write(EdtDev *edt_p, uint_t offset, uchar_t val)
```

Arguments

- *edt_p*: device struct returned from `edt_open`
- *offset*: integer offset into XILINX interface, or register descriptor
- *val*: unsigned character value to set

Example

```c
u_char fnct1=1;
edt_intfc_write(edt_p, PCD_FUNCT, fnct1);
```

Return

- `void`

See Also

- `edt_intfc_read()`, `edt_reg_write()`, `edt_intfc_write_short()`

**edt_intfc_read**

Description

A convenience routine, partly for backward compatability, to access the XILINX interface registers. The register descriptors used by `edt_reg_write()` can also be used, since `edt_intfc_read` masks off the offset.

Syntax
u_char
edt_intfc_read(EdtDev *edt_p, uint_t offset)

Arguments
edt_p device struct returned from edt_open
offset integer offset into XILINX interface, or register descriptor
val unsigned character value to set

Example
u_char rfnct=edt_intfc_read(edt_p, PCD_FUNCT);

Return
void

See Also
edt_intfc_write(), edt_reg_read(), edt_intfc_read_short()

edt_intfc_write_short

Description
A convenience routine, partly for backward compatability, to access the XILINX interface registers. The register descriptors used be edt_reg_write() can also be used, since edt_intfc_write_short masks off the offset.

Syntax
void edt_intfc_write_short(EdtDev *edt_p, uint_t offset, u_short val)

Arguments
edt_p device struct returned from edt_open
offset integer offset into XILINX interface, or register descriptor
val unsigned character value to set

Example
u_short width=1024;
edt_intfc_write_short(edt_p, CAM_WIDTH, width);

Return
void

See Also
edt_intfc_write(), edt_reg_write()
**edt_intfc_read_short**

*Description*
A convenience routine, partly for backward compatibility, to access the XILINX interface registers. The register descriptors used by `edt_reg_write()` can also be used, since `edt_intfc_read_short` masks off the offset.

*Syntax*
```c
u_short
edt_intfc_read_short(EdtDev *edt_p, unit_t offset)
```

*Arguments*
- `edt_p` : device struct returned from `edt_open`
- `offset` : integer offset into XILINX interface, or register descriptor
- `val` : unsigned character value to set

*Example*
```c
u_short r_camw=edt_intfc_read_short(edt_p, CAM_WIDTH);
```

*Return*
void

*See Also*
`edt_intfc_read()`, `edt_reg_read()`

**edt_intfc_write_32**

*Description*
A convenience routine, partly for backward compatibility, to access the XILINX interface registers. The register descriptors used by `edt_reg_write()` can also be used, since `edt_intfc_write_32` masks off the offset.

*Syntax*
```c
void edt_intfc_write_32(EdtDev *edt_p, uint_t offset, unit_t val)
```

*Arguments*
- `edt_p` : device struct returned from `edt_open`
- `offset` : integer offset into XILINX interface, or register descriptor
- `val` : unsigned character value to set

*Example*
```c
u_int value=0x12345678;
edt_intfc_write_32(edt_p, MAGIC_OFF1, value);
```

*Return*
void
See Also
edt_intfc_read_32(), edt_reg_write()

edt_intfc_read_32
Description
A convenience routine, partly for backward compatibility, to access the XILINX interface registers. The register descriptors used by edt_reg_write() can also be used, since edt_intfc_read_32 masks off the offset.

Syntax
uint_t
edt_intfc_read_32(EdtDev *edt_p, uint_t offset)

Arguments
edt_p
device struct returned from edt_open
offset
integer offset into XILINX interface, or register descriptor
val
unsigned character value to set

Example
u_int r_actkbs=edt_intfc_read_32(edt_p, EDT_ACT_KBS);

Return
void

edt_msleep
Description
Causes the process to sleep for the specified number of microseconds.

Syntax
#include "edtinc.h"
int edt_microsleep(u_int usecs) ;

Arguments
usecs
The number of microseconds for the process to sleep.

Return
0 on success; –1 on error. If an error occurs, call edt_perror() to get the system error message.

edt_alloc
Description
Convenience routine to allocate memory in a system-independent way. The buffer returned is page aligned. Uses VirtualAlloc on Windows systems, valloc on UNIX-based systems.

Syntax
#include "edtinc.h"
int
edt_alloc(int nbytes)

**Arguments**

*nbytes* number of bytes of memory to allocate.

**Example**

unsigned char *buf = edt_alloc(1024);

**Returns**
The address of the allocated memory, or NULL on error. If NULL, use edt_perror on page 45 to print the error.

### edt_free

**Description**
Convenience routine to free the memory allocated with pdv_alloc (above).

**Syntax**

```
#include "edtinc.h"
int
edt_free(unsigned char *buf)
```

**Arguments**

*buf* Address of memory buffer to free.

**Example**

edt_free(buf);

**Returns**

0 if successful, –1 if unsuccessful.

### edt_perror

**Description**
Formats and prints a system error.

**Syntax**

```
#include "edtinc.h"
void
edt_perror(char *errstr)
```

**Arguments**

*errstr* Error string to include in the printed error output.

**Return**

No return value. See edt_errno below for an example.
**edt_errno**

*Description*
Returns an operating system-dependent error number.

*Syntax*

```
#include "edtinc.h"
int
edt_errno(void)
```

*Arguments*
None.

*Return*
32-bit integer representing the operating system-dependent error number generated by an error.

*Example*

```c
if ((edt_p = edt_open("p11w",0))==NULL
{
    int error_num;
    edt_perror("edt_open");
    error_num = edt_errno(edt_p);
}
```

**edt_access**

*Description*
Determines file access, independent of operating system. This a convenience routine that maps to access() on Unix/Linux systems and _access() on Windows systems.

*Syntax*

```
int edt_access(char *fname, int perm)
```

*Arguments*

- *edt_p* device struct returned from edt_open
- *fname* path name of the file to check access permissions
- *perm* permission flag(s) to test for. See access() (Unix/Linux) or _access() (Windows) for valid values.

*Example*

```c
if(edt_access("file.ras", F_OK))
printf("Warning: overwriting file %s\n");
```

*Return*
0 on success, -1 on failure
edt_get_bitpath

Description
Obtains pathname to the currently loaded interface bitfile from the driver. The program “bitload” sets this string in the driver when an interface bitfile is successfully loaded.

Syntax
#include "edtinc.h"
int edt_get_bitpath(EdtDev *edt_p, char *bitpath, int size);

Arguments
edt_p device handle returned from edt_open or edt_open_channel
bitpath address of a character buffer of at least 128 bytes
size number of bytes in the above character buffer

Return
0 on success, -1 on failure

EDT Message Handler Library

The edt error library provides generalized error and message handling for the edt and pdv libraries. The primary purpose of the routines is to provide a method for application programs to intercept and handle edtlib and pdvlib error, warning debug messages, but can also be used for application messages.

By default, output goes to the console (stdout), but user defined functions can be substituted. For example, a function that pops up a window and displays the text in that window. Different message levels can be set for different output, and multiple message handles can even exist within an application, with different message handlers associated with them.

Message Definitions

User application messages
EDTAPP_MSG_FATAL
EDTAPP_MSG_WARNING
EDTAPP_MSG_INFO_1
EDTAPP_MSG_INFO_2

Edtlib messages
EDTLIB_MSG_FATAL
EDTLIB_MSG_WARNING
EDTLIB_MSG_INFO_1
EDTLIB_MSG_INFO_2

Pdvlib messages
PDVLIB_MSG_FATAL
PDVLIB_MSG_WARNING
PDVLIB_MSG_INFO_1
PDVLIB_MSG_INFO_2

**Library and application messages**

EDT_MSG_FATAL (defined as EDTAPP_MSG_FATAL | EDTLIB_MSG_FATAL | PDVLIB_MSG_FATAL)
EDT_MSG_WARNING (defined as EDTAPP_MSG_WARNING | EDTLIB_MSG_WARNING | PDVLIB_MSG_WARNING)
EDT_MSG_INFO_1 (defined as EDTAPP_MSG_INFO_1 | EDTLIB_MSG_INFO_2 | PDVLIB_MSG_INFO_2)
EDT_MSG_INFO_2 (defined as EDTAPP_MSG_INFO_2 | EDTLIB_MSG_INFO_2 | PDVLIB_MSG_INFO_2)

Message levels are defined by flag bits, and each bit can be set or cleared individually. So for example if you want a message handler to be called for fatal and warning application messages only, you would specify EDTAPP_MSG_FATAL | EDTAPP_MSG_WARNING.

As you can see, the edt and pci dv libraries have their own message flags. These can be turned on and off from within an application, and also by setting the environment variables EDTDEBUG and PDVDEBUG, respectively, to values greater than zero.

Application programs would normally specify combinations of either the EDTAPP_MSG_ or EDT_MSG flags for their messages.

**Files**

edt_error.h: header file (automatically included if edtinc.h is included)
edt_error.c: message subroutines

The EDTMsgHandler structure is defined in edt_error.h. Application programmers should not access structure elements directly; instead always go through the error subroutines.

**edt_msg_init**

**Description**

Initializes a message handle to defaults. The message file is initialized to stderr. The output subroutine pointer is set to fprintf (console output). The message level is set to EDT_MSG_WARNING | EDT_MSG_FATAL.

**Syntax**

```c
void edt_msg_init(EdtMsgHandler *msg_p)
```

**Arguments**

`msg_p` pointer to message handler structure to initialize

**Return**

Void

**Example**

```c
EdtMsgHandler msg_p;
```
edt_msg_init(&msg_p);

See Also
edt_msg_output

edt_msg
Description
Submits a message to the default message handler, which will conditionally (based on the flag bits) send the message as an argument to the default message handler function. Uses the default message handle, and is equivalent to calling edt_msg_output(edt_msg_default_handle(), ...). To submit a message for handling from other than the default message handle, use edt_msg_output.

Syntax
int edt_msg(int level, char *format, ...)

Arguments
- **level**: an integer variable that contains flag bits indicating what 'level' message it is. Flag bits are described in the overview.
- **format**: a string and arguments describing the format. Uses vsprintf to print formatted text to a string, and sends the result to the handler subroutine. Refer to the printf manual page for formatting flags and options.

Return
Void

Example
edt_msg(EDTAPP_MSG_WARNING, "file '%s' not found", fname);

edt_msg_output
Description
Submits a message using the msg_p message handle, which will conditionally (based on the flag bits) send the message as an argument to the handle's message handler function. To submit a message for handling by the default message handle, edt_msg.

Syntax
int edt_msg_output(EdtMsgHandler *msg_p, int level, char *format, ...)

Arguments
- **msg_p**: pointer to message handler, initialized by edt_msg_init
- **level**: an integer variable that contains flag bits indicating what 'level' message it is. Flag bits are described in the overview.
- **format**: a string and arguments describing the format. Uses vsprintf to print formatted text to a string, and sends the result to the handler subroutine. Refer to the printf manual page for formatting flags and options.
Return
Void

Example
EdtMsgHandler msg_p;
edt_msg_init(&msg_p);
edt_msg_set_function(msg_p, (EdtMsgFunction *)my_error_popup);
edt_msg_set_level(msg_p, EDT_MSG_FATAL | EDT_MSG_WARNING);
if (edt_access(fname, 0) != 0)
    edt_msg_output(msg_p, EDTAPP_MSG_WARNING, "file '%s' not found", fname);

edt_msg_close

Description
Closes and frees up memory associated with a message handle. Use only on message handles that have been explicitly initialized by edt_msg_init. Do not try to close the default message handle.

Syntax
int edt_msg_close(EdtMsgHandler *msg_p)

Arguments
msg_p the message handle to close

Return
0 on success, -1 on failure

edt_msg_set_level

Description
Sets the "message level" flag bits that determine whether to call the message handler for a given message. The flags set by this function are ANDed with the flags set in each edt_msg call, to determine whether the call goes to the message function and actually results in any output.

Syntax
void edt_msg_set_level(EdtMsgHandler *msg_p, int newlevel)

Arguments
msg_p the message handle

Example
edt_msg_set_level(edt_msg_default_level(),
EDT_MSG_FATAL | EDT_MSG_WARNING);

Return
Void
**edt_msg_set_function**

*Description*
Sets the function to call when a message event occurs. The default message function is printf (outputs to the console); `edt_msg_set_function` allows programmers to substitute any type of message handler (pop-up callback, file write, etc).

*Syntax*

```c
void edt_msg_set_function(EdtErrorFunction f)
```

*Arguments*

- `msg_p` the message handle

*Example*

See `edt_msg`

*Return*
Void

*See Also*
`edt_msg`, `edt_msg_set_level`

---

**edt_msg_set_msg_file**

*Description*
Sets the output file pointer for the message handler. Expects a file handle for a file that is already open.

*Syntax*

```c
void edt_msg_set_msg_file(EdtMsgHandler *msg_p, FILE *fp)
```

*Arguments*

- `msg_p` the message handle
- `fp` pointer to a file handle that is already open, to which the messages should be output

*Example*

```c
EdtMsgHandler msg_p;
    FILE *fp = fopen("messages.out", "w");
    edt_msg_init(&msg_p);
    edt_msg_set_file(&msg_p, fp);
```

*Return*
Void

---

**edt_msg_perror**

*Description*
Conditionally outputs a system perror using the default message pointer.
### Syntax

```c
int edt_msg_perror(int level, char *msg)
```

### Arguments

- **level**
  - message level, described in the overview
- **msg**
  - message to concatenate to the system error

### Example

```c
if ((fp = fopen("file.txt", "r")) == NULL)
edt_sysperror(EDT_FATAL, "file.txt");
```

### Return

0 on success, -1 on failure

### See Also

- `edt_perror`

---

The following routines are specific to the PCI 11W:

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>p11w_set_command</td>
<td>Sets the value of the Command register.</td>
</tr>
<tr>
<td>p11w_get_command</td>
<td>Gets the value of the Command register.</td>
</tr>
<tr>
<td>p11w_set_config</td>
<td>Sets the value of the Configuration register.</td>
</tr>
<tr>
<td>p11w_get_config</td>
<td>Gets the value in the Configuration register.</td>
</tr>
<tr>
<td>p11w_set_data</td>
<td>Sets the value of the Data register.</td>
</tr>
<tr>
<td>p11w_get_data</td>
<td>Gets the value of the Data register.</td>
</tr>
<tr>
<td>p11w_get_stat</td>
<td>Gets the value of the Status register.</td>
</tr>
<tr>
<td>p11w_get_count</td>
<td>Gets the value of the Word Count register.</td>
</tr>
</tbody>
</table>

---

#### p11w_set_command

### Description

Sets the value of the Command register.

### Syntax

```c
#include "edtinc.h"
void p11w_set_command(EdtDev *edt_p, u_short val);
```

### Arguments

- **edt_p**
  - device handle returned from `edt_open`
- **val**
  - value to which you wish to set the Command register

### Example

```c
u_short val;
```
val = p11w_get_command(edt_p);
val |= P11W_INIT;
p11w_set_command(edt_p, val);

Return

None

**p11w_get_command**

*Description*

Gets the value of the Command register.

*Syntax*

```
#include "edtinc.h"

u_short p11w_get_command(EdtDev *edt_p);
```

*Arguments*

- `edt_p`: device handle returned from `edt_open`

*Return*

Unsigned short containing the value currently in the Command register.

**p11w_set_config**

*Description*

Sets the value of the Configuration register.

*Syntax*

```
#include "edtinc.h"

void p11w_set_config(EdtDev *edt_p, u_short val);
```

*Arguments*

- `edt_p`: device handle returned from `edt_open`
- `val`: value to which you wish to set the Command register

*Example*

```
u_short val;
val = p11w_get_config(edt_p);
val |= P11W_SWAP;
p11w_set_config(edt_p, val);
```

*Return*

None

**p11w_get_config**

*Description*

Gets the value of the Configuration register.
**Syntax**

```c
#include "edtinc.h"

u_short p11w_get_config(EdtDev *edt_p);
```

**Arguments**

- `edt_p` device handle returned from `edt_open`

**Return**

Unsigned short containing the value currently in the Configuration register.

---

**p11w_set_data**

**Description**

Sets the value of the Data register.

**Syntax**

```c
#include "edtinc.h"

void p11w_set_data(EdtDev *edt_p, u_short val);
```

**Arguments**

- `edt_p` device handle returned from `edt_open`
- `val` value to which you wish to set the Command register

**Example**

```c
dataval = p11w_get_data(edt_p);
val = 0xf00f;
p11w_set_data(edt_p, val);
```

**Return**

None

---

**p11w_get_data**

**Description**

Gets the value of the Data register.

**Syntax**

```c
#include "edtinc.h"

u_short p11w_get_data(EdtDev *edt_p);
```

**Arguments**

- `edt_p` device handle returned from `edt_open`

**Return**

Unsigned short containing the value currently in the Data register.
p11w_get_stat

Description
Gets the value of the Status register.

Syntax
#include "edtinc.h"

u_short p11w_get_stat(EdtDev *edt_p);

Arguments
edt_p  device handle returned from edt_open

Example
u_short stat;
stat = p11w_get_stat(edt_p);

Return
Unsigned short containing the value currently in the Status register.

p11w_get_count

Description
Gets the value of the Word Count register.

Syntax
#include "edtinc.h"

u_short p11w_get_count(EdtDev *edt_p);

Arguments
edt_p  device handle returned from edt_open

Example

u_int countreg;
countreg = p11w_get_count(edt_p);

Return
Unsigned short containing the value currently in the Word Count register.
Hardware

This section describes the PCI 11W interface, registers, connectors, and timing.

PCI Local Bus Interface

The interface to the PCI Local Bus supports data transfer at 2, 4 and bursts up to 64 bytes per request. The interface is implemented using programmable logic.

FIFO

The PCI 11W uses First-In-First-Out (FIFO) memories to buffer the data flow to and from the PCI Local Bus. These FIFOs can store up to 128 bytes and are implemented in the programmable gate array.

Device Interface

The device interface is implemented with Unibus Driver/Receivers and 180/390 terminators. The receivers have a 1 V hysteresis and a 2 V noise immunity. The drivers are open-collector type. The DR11W handshake, counters, and control are implemented in the programmable gate array with the PCI Local Bus DMA.

See the section entitled “Signals” on page 58 for further details on device signal usage.

Logic Levels

The PCI 11W uses the standard DR11W drivers and receivers. These parts have Schmitt trigger inputs and a switching threshold set to equalize high and low noise margins. You can use TTL devices for short distances, but we do not recommend it. The drivers are open-collector drivers, capable of driving the required 105-Ω terminating networks at each cable end.

The recommended parts for the drivers are:

• the National Semiconductor DS8838 Quad Driver/Receiver, and

• the National Semiconductor DS8837 Hex Receiver.
The following figure shows the configuration of the PCI 11W drivers.
Signals

This section describes the kinds of signals the PCI 11W uses, how they are connected, and provides you with a suggestion for using the signals in your application for data input and output.

Connector Pinout

The PCI 11W uses a high-density 80-pin I/O connector. The pinout and construction of this connector adapts easily to standard DR11W 40-pin, .100 x .100 connectors.

The high-density mating connector is an AMP connector, AMP part number 749111-7, with a straight-shielded backshell (AMP P/N 749196-1) or right angle backshell (AMP P/N 749205-1). The pinout described in the table below ensures that the high density connector and the P1 and P2 connectors of the EDT cable mate directly with standard 40-pin connectors.

Interpret the connector pinout table below in one of the following ways, depending upon the type of cable you are using.

EDT Model CAB-A

The column labeled AMP represents the AMP connector at one end of the cable. This end plugs into the AMP connector on the PCI 11W. The columns labeled STD P1 and STD P2 represent standard 40-pin connectors at the ends of the Y on the other end of the cable. These ends plug into the user device.

EDT Model CAB-B

Both ends of the cable have AMP connectors, so the column labeled AMP represents both ends. The columns labeled STD P1 and STD P2 are irrelevant. Cabling is swapped; AMP 1 at one end connects to AMP 41 at the other, AMP 2 to AMP 42, and so on until AMP 40 at one end connects to AMP 80 at the other. This cable can connect two PCI 11W modules, or one PCI 11W to one S16D.

EDT Model CAB-D

Both ends of the cable have AMP connectors, so the column labeled AMP represents both ends. The columns labeled STD P1 and STD P2 are irrelevant. Cabling is straight through.
<table>
<thead>
<tr>
<th>AMP</th>
<th>STD P1</th>
<th>DEC P1</th>
<th>Signal</th>
<th>DEC P2</th>
<th>STD P2</th>
<th>AMP</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>VV</td>
<td>DO15</td>
<td>DI15</td>
<td>VV</td>
<td>41</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>UU</td>
<td>DO00</td>
<td>DI00</td>
<td>UU</td>
<td>42</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>TT</td>
<td>DO14</td>
<td>DI14</td>
<td>TT</td>
<td>43</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>SS</td>
<td>DO01</td>
<td>DI01</td>
<td>SS</td>
<td>44</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>RR</td>
<td>DO13</td>
<td>DI13</td>
<td>RR</td>
<td>45</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>PP</td>
<td>DO02</td>
<td>DI02</td>
<td>PP</td>
<td>46</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>NN</td>
<td>DO12</td>
<td>DI12</td>
<td>NN</td>
<td>47</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>MM</td>
<td>DO03</td>
<td>DI03</td>
<td>MM</td>
<td>48</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
<td>LL</td>
<td>DO11</td>
<td>DI11</td>
<td>LL</td>
<td>49</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
<td>KK</td>
<td>DO04</td>
<td>DI04</td>
<td>KK</td>
<td>50</td>
</tr>
<tr>
<td>11</td>
<td>11</td>
<td>JJ</td>
<td>DO10</td>
<td>DI10</td>
<td>JJ</td>
<td>51</td>
</tr>
<tr>
<td>12</td>
<td>12</td>
<td>HH</td>
<td>DO05</td>
<td>DI05</td>
<td>HH</td>
<td>52</td>
</tr>
<tr>
<td>13</td>
<td>13</td>
<td>FF</td>
<td>DO09</td>
<td>DI09</td>
<td>FF</td>
<td>53</td>
</tr>
<tr>
<td>14</td>
<td>14</td>
<td>EE</td>
<td>DO06</td>
<td>DI06</td>
<td>EE</td>
<td>54</td>
</tr>
<tr>
<td>15</td>
<td>15</td>
<td>DD</td>
<td>DO08</td>
<td>DI08</td>
<td>DD</td>
<td>55</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>CC</td>
<td>DO07</td>
<td>DI07</td>
<td>CC</td>
<td>56</td>
</tr>
<tr>
<td>17</td>
<td>17</td>
<td>BB</td>
<td>NC</td>
<td>NC</td>
<td>BB</td>
<td>57</td>
</tr>
<tr>
<td>18</td>
<td>18</td>
<td>AA</td>
<td>GROUND</td>
<td>GROUND</td>
<td>AA</td>
<td>58</td>
</tr>
<tr>
<td>19</td>
<td>19</td>
<td>Z</td>
<td>CYCRQ B</td>
<td>GROUND</td>
<td>Z</td>
<td>59</td>
</tr>
<tr>
<td>20</td>
<td>20</td>
<td>Y</td>
<td>GROUND</td>
<td>GROUND</td>
<td>Y</td>
<td>60</td>
</tr>
<tr>
<td>21</td>
<td>21</td>
<td>X</td>
<td>END CYCLE</td>
<td>GO H</td>
<td>X</td>
<td>61</td>
</tr>
<tr>
<td>22</td>
<td>22</td>
<td>W</td>
<td>GROUND</td>
<td>GROUND</td>
<td>W</td>
<td>62</td>
</tr>
<tr>
<td>23</td>
<td>23</td>
<td>V</td>
<td>STATUS C</td>
<td>FNCT1</td>
<td>V</td>
<td>63</td>
</tr>
<tr>
<td>24</td>
<td>24</td>
<td>U</td>
<td>GROUND</td>
<td>GROUND</td>
<td>U</td>
<td>64</td>
</tr>
<tr>
<td>25</td>
<td>25</td>
<td>T</td>
<td>STATUS C</td>
<td>C1 CNTRL</td>
<td>T</td>
<td>65</td>
</tr>
<tr>
<td>26</td>
<td>26</td>
<td>S</td>
<td>GROUND</td>
<td>GROUND</td>
<td>S</td>
<td>66</td>
</tr>
<tr>
<td>27</td>
<td>27</td>
<td>R</td>
<td>STATUS B</td>
<td>FNCT2</td>
<td>R</td>
<td>67</td>
</tr>
<tr>
<td>28</td>
<td>28</td>
<td>P</td>
<td>GROUND</td>
<td>GROUND</td>
<td>P</td>
<td>68</td>
</tr>
<tr>
<td>29</td>
<td>29</td>
<td>N</td>
<td>INIT</td>
<td>C0 CNTRL</td>
<td>N</td>
<td>69</td>
</tr>
<tr>
<td>30</td>
<td>30</td>
<td>M</td>
<td>GROUND</td>
<td>GROUND</td>
<td>M</td>
<td>70</td>
</tr>
<tr>
<td>31</td>
<td>31</td>
<td>L</td>
<td>STATUS A</td>
<td>FNCT3</td>
<td>L</td>
<td>71</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>K</td>
<td>BURST RQ</td>
<td>FNCT3</td>
<td>K</td>
<td>72</td>
</tr>
<tr>
<td>33</td>
<td>33</td>
<td>J</td>
<td>WC INC ENB</td>
<td>BC INC ENB</td>
<td>J</td>
<td>73</td>
</tr>
<tr>
<td>34</td>
<td>34</td>
<td>H</td>
<td>GROUND</td>
<td>GROUND</td>
<td>H</td>
<td>74</td>
</tr>
<tr>
<td>35</td>
<td>35</td>
<td>F</td>
<td>READY</td>
<td>A00</td>
<td>F</td>
<td>75</td>
</tr>
<tr>
<td>36</td>
<td>36</td>
<td>E</td>
<td>GROUND</td>
<td>GROUND</td>
<td>E</td>
<td>76</td>
</tr>
<tr>
<td>37</td>
<td>37</td>
<td>D</td>
<td>ACLO</td>
<td>FNCT2</td>
<td>D</td>
<td>77</td>
</tr>
<tr>
<td>38</td>
<td>38</td>
<td>C</td>
<td>GROUND</td>
<td>GROUND</td>
<td>C</td>
<td>78</td>
</tr>
<tr>
<td>39</td>
<td>39</td>
<td>B</td>
<td>CYCRQ A</td>
<td>BUSY</td>
<td>B</td>
<td>79</td>
</tr>
<tr>
<td>40</td>
<td>40</td>
<td>A</td>
<td>GROUND</td>
<td>GROUND</td>
<td>A</td>
<td>80</td>
</tr>
</tbody>
</table>

Table 1. PCI 11W (p11w_3v.bit, p11w_5v.bit)
The following tables describe each signal by name, I/O type, and polarity. An I in the table indicates the signal is an input to the PCI 11W, and an O indicates a PCI 11W output. An H indicates the signal performs the function described in the table at a logic high (or +3 V). An L indicates the signal performs the named function at a logic low. A P indicates the signal is programmable.

### Synchronous Control Signals

The table below describes the eight signals controlling the synchronous DMA transfer cycle. These signals are sampled only during a BUSY cycle while READY is not asserted. Devices can implement these signals as required for device applications.

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Assert</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C0 CNTRL</td>
<td>I</td>
<td>H</td>
<td>Not supported by PCI 11W. DR11W uses this signal to indicate writing a byte.</td>
</tr>
<tr>
<td>C1 CNTRL</td>
<td>I</td>
<td>H</td>
<td>If this signal is enabled by the DIRS0 and DIRS1 bits of the Command register, C1 is used by a device to control the direction of DMA. C1 overrides the direction of data transfers indicated in application software, such that a read system call becomes a write instead.</td>
</tr>
<tr>
<td>FNCT1</td>
<td>O</td>
<td>P</td>
<td>This signal is used to control the device as the user defines. It is typically used as a DMA direction indicator from the host to the device. When used in this way, the device loops FUNCT1 back to C1, which indicates the direction.</td>
</tr>
<tr>
<td>FNCT2</td>
<td>O</td>
<td>P</td>
<td>This signal is used to control the device as the user defines. It is typically used to indicate that the device requires attention. In host-to-host applications, FUNCT2 is tied to the ATTN input of the other PCI 11W.</td>
</tr>
<tr>
<td>FNCT3</td>
<td>O</td>
<td>P</td>
<td>This signal is used to control the device as the user defines.</td>
</tr>
<tr>
<td>STATUS A</td>
<td>I</td>
<td>H</td>
<td>Input for device status, read with STATA in Status register.</td>
</tr>
<tr>
<td>STATUS B</td>
<td>I</td>
<td>H</td>
<td>Input for device status, read with STATB in Status register.</td>
</tr>
<tr>
<td>STATUS C</td>
<td>I</td>
<td>H</td>
<td>Input for device status, read with STATC in Status register.</td>
</tr>
</tbody>
</table>

Table 2. Synchronous Control Signals

### Handshake Signals

These five signals perform the DR11W transfer cycle. GO and EOC are optional.

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Assert</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>READY</td>
<td>O</td>
<td>H</td>
<td>Indicates that the PCI 11W is ready for a DMA cycle to be initiated. This signal is low when a DMA cycle is in progress. Use this signal to qualify all other control signals, and take no other action when READY is asserted. Wait until the final BUSY edge before storing data, because an application can assert READY before the last DMA cycle is complete.</td>
</tr>
<tr>
<td>GO</td>
<td>O</td>
<td>H</td>
<td>A 100 ns pulse occurring at the beginning of the DMA cycle, when READY is asserted. This signal is provided for compatibility with DR11W. We recommend that your application use READY.</td>
</tr>
</tbody>
</table>
| CYCRQ A    | I   | P      | To initiate a transfer, the device asserts CYCRQ A after READY has cleared. By default, the rising edge of CYCRQ A starts the transfer; the high pulse on CYCRQ A must be at least 100 ns to do start the transfer. The user device ordinarily initiates CYCRQ A when READY is false, BUSY is false, and the device requires data. CYCRQ A clears when the
PCI 11W sets BUSY and the requested transfer is in progress. You can configure the PCI 11W so that the falling edge of CYCRQ A starts the transfer using bit D1 of the configuration register.

| CYCRQ B | I | P | Similar to CYCRQ A. The PCI 11W combines CYCRQ A and B using the logical OR operation. Most applications use only CYCFL A or drive both signals simultaneously. If the device does not use CYCFL B, you must disable it or set it to low using the Configuration register. |
|---------|---|---|
| BUSY    | O | P | The primary data transfer strobe. The PCI 11W asserts BUSY in response to a CYCRQ. After a delay specified by the input skew, the PCI 11W latches control signals and input data from the rising edge of BUSY. On output cycles, data is valid on the falling edge of BUSY. The polarity of BUSY is reversed in link mode applications and loopback, in order for the configuration register to reverse the polarity of BUSY and to program input/output skew. |
| END CYCLE | O | H | A 100 ns pulse occurring on the falling edge of the last BUSY. This signal is provided for compatibility with DR11W. You can use the rising edge of EOC to signal the end of DMA, but this is not recommended as some DR11W emulators do not implement EOC. |

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Assert</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATTN</td>
<td>I</td>
<td>H</td>
<td>Interrupt the PCI Local Bus host if this signal is asserted. By default, ATTN also terminates a DMA in progress, as does DR11W. Using the PCI 11W Configuration register, you can make this interrupt independent of DMA so that devices can signal the host without disturbing DMA activity.</td>
</tr>
<tr>
<td>INIT</td>
<td>O</td>
<td>P</td>
<td>A programmable signal from the PCI 11W used to reset the device. You can implement this signal as a fourth function bit if your application does not require complete DR11W compatibility.</td>
</tr>
</tbody>
</table>

Table 3. Handshake Signals

Asynchronous Control Signals
The table below describes the two signals controlling the DR11W device and host operating state, asynchronous with the control signals. These signals affect the PCI 11W when they are asserted.

Table 4. Asynchronous Control Signals

Unimplemented DR11W Signals
The following signals are provided for compatibility with DR11W but are not implemented by the PCI 11W.

- **BURST RQ**: An input to the DR11W for optimizing bus usage. The PCI 11W optimizes PCI Local Bus cycles automatically.
- **WC INC ENB**: Allows a user device to control the DR11W word counter. Implementing this signal would interfere with PCI 11W bus usage optimization.
- **BC INC ENB**: Allows a user device to control the DR11W byte counter. Implementing this signal would interfere with PCI 11W bus usage optimization.
- **A00**: Formerly used in conjunction with the C0 and C1 signals to implement byte writes. Implementing this signal is impractical for high-speed DMA transfers.
Timing

Figure 2 shows the timing diagram for the PCI 11W interface. The timing parameters shown in the diagram refer to the PCI 11W during DMA transfers, in response to read or write system calls.

* Signals are from S11W

Figure 5. Timing Diagram
 Registers

The PCI 11W has two memory spaces: the memory-mapped registers and the configuration space. Expansion ROM and I/O space are not implemented.

Applications can access the PCI 11W registers through the DMA library routines `edt_reg_read` or `edt_reg_write` using the name specified under “Access,” or if necessary by means of `ioctl()` calls with PCI 11W-specific parameters, as defined in the file `p11w.h`.

 Configuration Space

The configuration space is a 64-byte portion of memory required to configure the PCI Local Bus and to handle errors. Its structure is specified by the PCI Local Bus specification. The structure as implemented for the PCI 11W is as shown in Figure 6 and described below.

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Device ID: 0x00</td>
<td>Vendor ID = 0x123D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Status (see below)</td>
<td>Command (see below)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Class Code = 0x088000</td>
<td>Revision ID = 0 (will be updated)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>BIST = 0x00</td>
<td>Header Type = 0x00</td>
<td>Latency Timer (set by OS)</td>
<td>Cache Line Size (set by OS)</td>
</tr>
<tr>
<td>0x10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>DMA Base Address Register* (set by OS)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x3C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Max_Lat = 0x04</td>
<td>Min_Gnt = 0x04</td>
<td>Interrupt Pin = 0x01</td>
<td>Interrupt Line (set by OS)</td>
</tr>
</tbody>
</table>

Figure 6. Configuration Space Addresses

Values for the status and command fields are shown in the following two tables. For complete descriptions of the bits in the status and command fields, see the PCI Local Bus Specification, Revision 2.1, 1995, available from:

PCI Special Interest Group
5440 SW Westgate Drive Suite 217
Portland, OR 97221
Phone: 800/433-5177 (United States) or 425/803-1191 (international)
Fax: 503/222-6190

[www.pcisig.com](http://www.pcisig.com)
### Table 7. Configuration Space Status Field Values

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0–4</td>
<td>reserved</td>
<td>0</td>
<td>10</td>
<td>DEVSEL Timing</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>66 MHz Capable</td>
<td>0</td>
<td>11</td>
<td>Signaled Target Abort</td>
<td>implemented</td>
</tr>
<tr>
<td>6</td>
<td>UDF Supported</td>
<td>0</td>
<td>12</td>
<td>Received Target Abort</td>
<td>implemented</td>
</tr>
<tr>
<td>7</td>
<td>Fast Back-to-back Capable</td>
<td>0</td>
<td>13</td>
<td>Received Master Abort</td>
<td>implemented</td>
</tr>
<tr>
<td>8</td>
<td>Data Parity Error Detected</td>
<td>implemented</td>
<td>14</td>
<td>Signaled System Error</td>
<td>implemented</td>
</tr>
<tr>
<td>9</td>
<td>DEVSEL Timing</td>
<td>1</td>
<td>15</td>
<td>Detected Parity Error</td>
<td>implemented</td>
</tr>
</tbody>
</table>

### Table 8. Configuration Space Command Field Values

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IO Space</td>
<td>0</td>
<td>6</td>
<td>Parity Error Response</td>
<td>implemented</td>
</tr>
<tr>
<td>1</td>
<td>Memory Space</td>
<td>implemented</td>
<td>7</td>
<td>Wait Cycle Control</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>Bus Master</td>
<td>implemented</td>
<td>8</td>
<td>SERR# Enable</td>
<td>implemented</td>
</tr>
<tr>
<td>3</td>
<td>Special Cycles</td>
<td>0</td>
<td>9</td>
<td>Fast Back-to-back Enable</td>
<td>implemented</td>
</tr>
<tr>
<td>4</td>
<td>Memory Write and Invalidate Enable</td>
<td>0</td>
<td>10–15</td>
<td>reserved</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>VGA Palette Snoop</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## PCI Local Bus Addresses

The following figure describes the PCI 11W interface registers in detail. The addresses listed are offsets from the gate array boot ROM base addresses. This base address is initialized by the host operating system at boot time.

**Note:** The addresses 0x80 and 0x84 are used by the `pciload` utility to update the gate array. User applications must not modify use these registers. Results of running `pciload` do not take effect until after the board has been turned off and then on again.

#### Address Bits

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xCC</td>
<td></td>
<td></td>
<td></td>
<td>DR11 word count</td>
</tr>
<tr>
<td>0xC8</td>
<td></td>
<td></td>
<td></td>
<td>DR11W data</td>
</tr>
<tr>
<td>0xC4</td>
<td></td>
<td></td>
<td></td>
<td>DR11 configuration</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DR11 status</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DR11 command</td>
</tr>
</tbody>
</table>
### Scatter-gather DMA

PCI Direct Memory Access (DMA) devices in Intel-based computers access memory using physical addresses. Because the operating system uses a memory manager to connect the user program to memory, memory pages that appear contiguous to the user program are actually scattered throughout physical memory. Because DMA accesses physical addresses, a DMA read operation must gather data from noncontiguous pages, and a write must scatter the data back to the appropriate pages. The EDT Product driver uses information from the operating system to accomplish this. The operating system passes the driver a list of the physical addresses for the user program memory pages. With this information, the driver builds a scatter-gather (SG) table, which the DMA device uses sequentially.

Most other PCI computers offer memory management for the PCI bus as well, so the operating system needs to pass only the address and count for DMA. The addresses appear contiguous to the PCI bus. The scatter-gather DMA list is stored in memory. The scatter-gather DMA channel copies it as required into the main DMA registers. The format of the DMA list in memory is as follows (illustrated in the following table):

- Each page entry takes eight bytes. Therefore, the scatter-gather DMA count is always evenly divisible by eight.
- The first word consists of the 32-bit start address of a memory page.
- The most significant 16 bits of the second word contain control data.
- The least significant 16 bits of the second word contain the count.

As of the current release, only bit 16 contains control information. When set to one, and when enabled by setting bit 28 of the Scatter-gather DMA Next Count and Control register, this bit causes the main DMA interrupt to be set when the marked page is complete.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x84</td>
<td>not used</td>
</tr>
<tr>
<td>0x80</td>
<td>flash ROM address</td>
</tr>
<tr>
<td>0x20</td>
<td>not used</td>
</tr>
<tr>
<td>0x1C</td>
<td>scatter-gather DMA next count and control</td>
</tr>
<tr>
<td>0x18</td>
<td>scatter-gather DMA current count and control</td>
</tr>
<tr>
<td>0x14</td>
<td>scatter-gather DMA next address</td>
</tr>
<tr>
<td>0x10</td>
<td>scatter-gather DMA current address</td>
</tr>
<tr>
<td>0x0C</td>
<td>main DMA next count and control</td>
</tr>
<tr>
<td>0x08</td>
<td>main DMA current count and control</td>
</tr>
<tr>
<td>0x04</td>
<td>main DMA next address</td>
</tr>
<tr>
<td>0x00</td>
<td>main DMA current address</td>
</tr>
</tbody>
</table>

#### Table 9. PCI Local Bus Addresses
Performing DMA

All main DMA registers are read-only. Only the corresponding scatter-gather DMA registers must write to them. To initiate a DMA transfer:

1. Set up one or more scatter-gather DMA lists in host memory, using the format described above and illustrated in the table above.

2. Write the address of the first entry in the list to the Scatter-gather Next DMA Address register.

3. Write the length of the scatter-gather DMA list to the Scatter-gather Next DMA Count and Control register, setting the interrupts as you require. Ensure that bit 29 of this register is set to 1—this starts the DMA.

4. If the DMA list is greater than one page, load the address of the first entry of the next page and its length, as described in steps 2 and 3, when bit 29 of the Scatter-gather Next DMA Count and Control register is asserted.

Table 10. Scatter-gather DMA List Format

<table>
<thead>
<tr>
<th>Bits</th>
<th>63</th>
<th>32</th>
<th>31</th>
<th>16</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Each entry</td>
<td>address</td>
<td>control (unused)</td>
<td>DMA int</td>
<td>count</td>
<td></td>
</tr>
</tbody>
</table>

Main DMA Current Address Register

- Size: 32-bit
- I/O: read-only
- Address: 0x00
- Access: EDT_DMA_CUR_ADDR
- Comments: Automatically copied from the main DMA next address register after main DMA completes.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–0</td>
<td>The address of the current DMA or the last used address if no DMA is currently active.</td>
</tr>
</tbody>
</table>

Main DMA Next Address Register

- Size: 32-bit
- I/O: read-only
- Address: 0x04 + (channel number x 20 hex)
Access EDT_DMA_NXT_ADDR
Comments The scatter-gather DMA fills this register when required from the scatter-gather DMA list.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–0</td>
<td>Read the starting address of the next DMA.</td>
</tr>
</tbody>
</table>

**Main DMA Current Count and Control Register**

Size 32-bit
I/O read-only
Address 0x08
Access EDT_DMA_CUR_CNT
Comments This register automatically copied from the main DMA next count and control register after main DMA completes.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–16</td>
<td>Read-only versions of bits 31–16 of the scatter-gather DMA current count and control register.</td>
</tr>
<tr>
<td>D15–0</td>
<td>The number of words still to be transferred in the current DMA.</td>
</tr>
</tbody>
</table>

**Main DMA Next Count and Control Register**

Size 32-bit
I/O read-only
Address 0x0C
Access EDT_DMA_NXT_CNT
Comments The scatter-gather DMA fills this register when required from the scatter-gather DMA list.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–16</td>
<td>Read-only versions of bits 31–16 of the scatter-gather DMA next count and control register.</td>
</tr>
<tr>
<td>D15–0</td>
<td>The number of words still to be transferred in the current DMA.</td>
</tr>
</tbody>
</table>
### Scatter-gather DMA Current Address Register

<table>
<thead>
<tr>
<th>Size</th>
<th>32-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O</td>
<td>read-only</td>
</tr>
<tr>
<td>Address</td>
<td>0x10</td>
</tr>
<tr>
<td>Access</td>
<td>EDT_SG_CUR_ADDR</td>
</tr>
<tr>
<td>Comments</td>
<td>Automatically copied from the scatter-gather DMA next address register when that register is valid and the current scatter-gather DMA completes.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–0</td>
<td>The address of the current DMA or the last used address if no DMA is currently active.</td>
</tr>
</tbody>
</table>

### Scatter-gather DMA Next Address Register

<table>
<thead>
<tr>
<th>Size</th>
<th>32-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O</td>
<td>read-write</td>
</tr>
<tr>
<td>Address</td>
<td>0x14</td>
</tr>
<tr>
<td>Access</td>
<td>EDT_SG_NXT_ADDR</td>
</tr>
<tr>
<td>Comments</td>
<td>The driver software writes this register as described in step 2 of the list in the Performing DMA section on page Error! Bookmark not defined..</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–0</td>
<td>The starting address of the next DMA.</td>
</tr>
</tbody>
</table>
Scatter-gather DMA Current Count and Control Register

Size  32-bit
I/O   read-only
Address  0x18
Access  EDT_SG_CUR_CNT
Comments  The driver software can read this register for debugging or to monitor DMA progress.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A31–16</td>
<td>Read-only versions of bits 31–16 of the scatter-gather DMA next count and control register.</td>
</tr>
<tr>
<td>D15–0</td>
<td>The number of words still to be transferred in the current DMA.</td>
</tr>
</tbody>
</table>

Scatter-gather DMA Next Count and Control Register

Size  32-bit
I/O   read-write
Address  0x1C
Access  EDT_SG_NXT_CNT
Comments  The driver software writes this register as described in step 2 of the list in the Performing DMA section on page 66.

<table>
<thead>
<tr>
<th>Bit</th>
<th>EDT_</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D31</td>
<td>EN_RDY</td>
<td>Enable scatter-gather next empty interrupt. A value of 1 enables DMA_START (bit 29 of this register) to set DMA_INT (bit 12 of the Status register), thus causing an interrupt if the PCI_EN_INTR bit is set (bit 15 of the Main DMA Command and Configuration register). A value of 0 disables the DMA_START from causing an interrupt.</td>
</tr>
<tr>
<td>D30</td>
<td>DMA_DONE</td>
<td>Read-only: a value of 0 indicates that a scatter-gather DMA transfer is currently in progress. A value of 1 indicates that the current scatter-gather DMA is complete.</td>
</tr>
<tr>
<td>D29</td>
<td>DMA_START</td>
<td>Write a 1 to this bit to indicate that the values of this register and the SG DMA Next Address register are valid; this sets this bit to 0, indicating either that the copy is in progress, or that the device is waiting for the current DMA to complete. In either case, this register and the SG DMA Next Address register are not available for writing. Reading a value of 1 indicates that the SG DMA Next</td>
</tr>
</tbody>
</table>
Count and SG DMA Next Address registers have been copied into the SG DMA Current Count and SG DMA Current Address registers and that the Next Count and Next Address registers are once more available for writing.

<table>
<thead>
<tr>
<th>D28</th>
<th>EN_MN_DONE</th>
<th>A value of 1 enables the main DMA page done interrupt (bit 18).</th>
</tr>
</thead>
<tbody>
<tr>
<td>D27</td>
<td>EN_SG_DONE</td>
<td>Enable scatter-gather DMA done interrupt. A value of 1 enables DMA_DONE (bit 30 of this register) to set DMA_INT (bit 12 of the Status register), thus causing an interrupt if the PCI_EN_INTR bit is set (bit 15 of the Main DMA Command and Configuration register). A value of 0 disables the DMA_DONE from causing an interrupt.</td>
</tr>
<tr>
<td>D26</td>
<td>DMA_ABORT</td>
<td>A value of 1 stops the DMA transfer in progress and cancels the next one, clearing bits 29 and 30. Always 0 when read.</td>
</tr>
<tr>
<td>D25</td>
<td>DMA_MEM_RD</td>
<td>A value of 1 specifies a read operation; 0 specifies write.</td>
</tr>
<tr>
<td>D24</td>
<td>BURST_EN</td>
<td>A value of 0 means bytes are written to memory as soon as they are received. A value of 1 means bytes are saved to write the most efficient number at once.</td>
</tr>
<tr>
<td>D23</td>
<td>MN_DMA_DONE</td>
<td>Read only: a value of 1 indicates that the main DMA is not active.</td>
</tr>
<tr>
<td>D22</td>
<td>MN_NXT_EMP</td>
<td>Read only: a value of 1 indicates that the main DMA next address and next count registers are empty.</td>
</tr>
<tr>
<td>D21–19</td>
<td>Reserved for EDT internal use.</td>
<td></td>
</tr>
<tr>
<td>D18</td>
<td>PG_INT</td>
<td>Read-only: a value of 1 indicates that the page interrupt is set (enabled by bit 28 of this register), and that the main DMA has completed transferring a page for which bit 16 (the page interrupt bit) was set in the scatter-gather DMA list (see Figure 6). If the PCI interrupt is enabled (bit 15 of the PCI interrupt and remote Xilinx configuration register), this bit causes a PCI interrupt. Clear this bit by disabling the page done interrupt (bit 28 of this register).</td>
</tr>
<tr>
<td>D17</td>
<td>CURPG_INT</td>
<td>Read-only: a value of 1 indicates that bit 16, the page interrupt bit, was set in the scatter-gather DMA list entry for the current main DMA page.</td>
</tr>
<tr>
<td>D16</td>
<td>NXTPG_INT</td>
<td>Read-only: a value of 1 indicates that bit 16, the page interrupt bit, was set in the scatter-gather DMA list entry for the next main DMA page.</td>
</tr>
<tr>
<td>D15–0</td>
<td>The number of bytes in the next scatter-gather DMA list.</td>
<td></td>
</tr>
</tbody>
</table>
Flash ROM Access Registers

Flash ROM Address Register

<table>
<thead>
<tr>
<th>Size</th>
<th>32-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O</td>
<td>read-write</td>
</tr>
<tr>
<td>Address</td>
<td>0x80</td>
</tr>
<tr>
<td>Access</td>
<td>EDT_FLASHROM_ADDR</td>
</tr>
<tr>
<td>Comment</td>
<td>Use this register and the flash ROM data register (below) to update the program in the field-programmable gate array that implements the PCI interface.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D31–25</td>
<td>Reserved for EDT internal use.</td>
</tr>
<tr>
<td>D24</td>
<td>A value of 1 causes the data in the flash ROM data register to be written to the address specified by bits 0 through 23. A value of 0 reads the data.</td>
</tr>
<tr>
<td>D23-0</td>
<td>Address of location in flash ROM that the next read or write will access.</td>
</tr>
</tbody>
</table>

Flash ROM Data Register

<table>
<thead>
<tr>
<th>Size</th>
<th>32-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O</td>
<td>read-write</td>
</tr>
<tr>
<td>Address</td>
<td>0x84</td>
</tr>
<tr>
<td>Access</td>
<td>EDT_FLASHROM_DATA</td>
</tr>
<tr>
<td>Comment</td>
<td>Use this register and the flash ROM address register (above) to update the program in the field-programmable gate array that implements the PCI interface.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D31–9</td>
<td>Not used</td>
</tr>
<tr>
<td>D8</td>
<td>A read-only bit indicating the position of the jumper that enables access to the protected area of the ROM that contains the executable program. A value of 1 indicates that the board can load a new program.</td>
</tr>
<tr>
<td>D7-0</td>
<td>The new program to load into flash ROM with a write operation (specified by setting bit A24 in the flash ROM address register), or the data that was read (specified by clearing bit A24 in the flash ROM address register).</td>
</tr>
</tbody>
</table>
## Device Control Registers

### Command Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>P11W_</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D15</td>
<td>EN_INT</td>
<td>Enable PCI interrupt, to set the interrupt on a board-wide basis. Write 0 to clear the interrupt.</td>
</tr>
<tr>
<td>D14</td>
<td>EN_CNT</td>
<td>Enable end of DR11 count interrupt. Write 0 to clear the interrupt.</td>
</tr>
<tr>
<td>D13</td>
<td>EN_ATTN</td>
<td>Enable attention interrupt. Write 0 to clear the interrupt.</td>
</tr>
<tr>
<td>D12</td>
<td>FCYC</td>
<td>Force Cycle Request, used in link applications to initiate cycle request handshakes between PCI 11W devices. To achieve the same effect as an external cycle request, set this bit after setting the GO bit. The PCI 11W driver takes care of this automatically in response to a read or write command, when the application sets the FCYC bit in the command word using PCI11S_READJ_COMMAND or PCI11S_WRITE_COMMAND.</td>
</tr>
<tr>
<td>D11-10</td>
<td></td>
<td>Not used.</td>
</tr>
<tr>
<td>D9</td>
<td>ODDSTART</td>
<td>Set to 1 when DMA starts on an odd-word boundary. In order for ODDSTART to behave correctly, first clear the FIFOs with BCLR.</td>
</tr>
<tr>
<td>D8</td>
<td>BCLR</td>
<td>Board Clear. Set BCLR to abort the DMA in process and clear the PCI 11W FIFOs. This operation does not send INIT to the DR11W device. This has the same effect as setting DMA_ABORT in the DMA Command register.</td>
</tr>
<tr>
<td>D7</td>
<td>INIT</td>
<td>Initialize device. The PCI 11W asserts the INIT signal on the interface as long as INIT is set to 1. The INIT signal is not a pulse; the software determines the length of INIT according to the requirements of the device.</td>
</tr>
<tr>
<td>D6-4</td>
<td>FNCT3,</td>
<td>These function control bits are passed directly to the device interface. If the FNCT2 bit is asserted in the configuration register, the FNCT2 signal pulses when you assert the FNCT2 bit, allowing ATTN to be pulsed toward the device.</td>
</tr>
<tr>
<td></td>
<td>FNCT2,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FNCT1</td>
<td></td>
</tr>
</tbody>
</table>
Select the direction of the DMA transfer according to this table. `read` refers to a read operation from the PCI Local Bus to the DR11W device.

<table>
<thead>
<tr>
<th>DIRS1</th>
<th>DIRS0</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Use DR11W-C1 input signal (0=read, 1=write)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Use FNCT1 bit (0=read, 1=write)</td>
</tr>
<tr>
<td>don’t</td>
<td>1</td>
<td>Use DMA_MEM_RD bit in the DMA Command register.</td>
</tr>
</tbody>
</table>

Provided for compatibility with S11W, but setting this bit has no effect. Use BURST_EN (bit 24) of the DMA Command register to enable burst mode.

**Configuration Register**

- **Size**: 16-bit
- **I/O**: read-write
- **Address**: 0xC6
- **Access**: EP11_CONFIG

<table>
<thead>
<tr>
<th>Bit</th>
<th>P11W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D15-13</td>
<td></td>
<td>Not used.</td>
</tr>
<tr>
<td>D12</td>
<td>PFCT2</td>
<td>When set, the PCI 11W FUNCT2 output pulses high for 300 ns for each time the FUNCT2 bit in the Command register transitions between 0 and 1. Otherwise, the FUNCT2 output reflects the state of the FUNCT2 bit. Set this bit when using FunCT2 in link mode in order to pulse the ATTN input of the other DR11W device.</td>
</tr>
<tr>
<td>D11</td>
<td>NCOA</td>
<td>When No Clear on Attention is set, an incoming ATTN signal does not abort a DMA in progress. Set this bit if your application requires an ATTN interrupt independent of DMA transfers.</td>
</tr>
<tr>
<td>D10</td>
<td>SSWAP</td>
<td>When set to 1, Short SWAP swaps 16-bit words within a 32-bit memory word, for hosts that require this reordering.</td>
</tr>
<tr>
<td>D9</td>
<td>INV</td>
<td>When set to 1, inverts the data.</td>
</tr>
<tr>
<td>D8</td>
<td>SWAP</td>
<td>SWAP determines which byte of a PCI Local Bus half-word ends up on which half of the PCI 11W 16-bit bus. When SWAP is 0, the byte order is the DR11W standard, which is the opposite of the Sun short order.</td>
</tr>
<tr>
<td>D7</td>
<td>RDYT</td>
<td>The READY timing bit determines when the PCI 11W asserts READY on the last transfer of a DMA cycle. When this bit is 0, the PCI 11W asserts READY during BSY of the last cycle. When this bit is 1, the PCI 11W asserts READY</td>
</tr>
</tbody>
</table>
at the end of BSY and coincident with EOC.
The DR11W standard asserts READY during BSY; but
many devices function better with READY asserted after
BSY if their strobe is strictly a combinatorial AND of
READY and BSY.

D6-5  INSK1
       INSK0
Input skew sets the time from the start of BSY until the PCI
11W samples input data and control. An input skew of 0 is
40 ns. Each increment adds 40 ns.

D4-3  OUTSK1
       OUTSK0
Output skew sets the time between valid output data and
the BSY transition that terminates the cycle. An output
skew of 0 represents a data setup minimum of 10 ns. Each
increment adds 40 ns.

D2  ENBB
When set, this bit enables the CYCRQ B input as required
for strict DR11 compatibility. If your application does not
use CYCRQ B, clear this bit, because an open CYCRQ B
input is pulled to an active state by the terminator and
masks CYCFA A, thereby inhibiting all transfers.

D1  CYCP
The Cycle Request Polarity bit determines which edge of
the CYCRQ A or CYCRA B input initiates data transfer. If
this bit is set to 0, a falling edge initiates transfer. If this bit
is set to 1, a rising edge initiates transfer. The DR11W
standard requires a rising edge. Some devices use a falling
edge so that disconnected inputs are inactive.

In new designs, we recommend using the negative edge to
initiate transfers, so that unplugging the device cable does
not produce a clock edge.

D0  BSYP
BSYP determines the PCI 11W external signal BSYH
polarity. If BSYP is 0, the external BSY is asserted high
(positive is true); this is the default.

If you remove the hardware jumper on the PCI 11W, the
BSYP polarity is forced to negative true and this bit is
ignored. Use the jumper for devices that require a negative-
true buys as a strobe, and don’t qualify BSY with READY.
In this case, setting the configuration register with the
jumper installed causes an active BSY transition for the
device.
### Status Register

- **Size**: 16-bit
- **I/O**: read-only
- **Address**: 0xC8
- **Access**: P11_STATUS

<table>
<thead>
<tr>
<th>Bit</th>
<th>P11W_</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D15</td>
<td>INT</td>
<td>A value of 1 indicates the PCI interrupt is asserted.</td>
</tr>
<tr>
<td>D14</td>
<td>CNTINT</td>
<td>A value of 1 indicates the DR11 count interrupt is asserted.</td>
</tr>
<tr>
<td>D13</td>
<td>ATTNINT</td>
<td>A value of 1 indicates the attention interrupt is asserted.</td>
</tr>
<tr>
<td>D12</td>
<td>DMA_INT</td>
<td>A value of 1 indicates the end of DMA interrupt is asserted.</td>
</tr>
<tr>
<td>D11</td>
<td>ATTN</td>
<td>Reflects the state of the external PCI 11W ATTN input.</td>
</tr>
<tr>
<td>D10-8</td>
<td>STATC_S</td>
<td>Reflects the state of the external PCI 11W inputs STATA, STATB, and STATC.</td>
</tr>
<tr>
<td></td>
<td>STATB_S</td>
<td></td>
</tr>
<tr>
<td></td>
<td>STATA_S</td>
<td></td>
</tr>
<tr>
<td>D7</td>
<td>INIT_S</td>
<td>Reads back the state of the Command register INIT bit.</td>
</tr>
<tr>
<td>D6-4</td>
<td>FNCT3_S</td>
<td>Reads back the state of Command register bits FNCT3, FNCT2, and FNCT1.</td>
</tr>
<tr>
<td></td>
<td>FNCT2_S</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FNCT1_S</td>
<td></td>
</tr>
<tr>
<td>D3-2</td>
<td></td>
<td>Always set to 0 on the current PCI 11W.</td>
</tr>
<tr>
<td>D1</td>
<td>BLKM_S</td>
<td>Provided for compatibility with S11W, but reads back a bit that has no effect. Instead, read back the state of BURST_EN (bit 24) of the DMA Command register.</td>
</tr>
<tr>
<td>D0</td>
<td>RDY_S</td>
<td>Indicates when PCI Local Bus DMA is in progress. This bit is set whenever the PCI 11W READY signal is not asserted (low), which indicates a transfer is occurring. This bit is clear when the system is idle.</td>
</tr>
</tbody>
</table>
**Data Register**

- **Size**: 16-bit
- **I/O**: read-write
- **Address**: 0xCA
- **Access**: P11_DATA

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D15-0</td>
<td>When DMA is in progress, DMA writes to this register; otherwise, data written to this register appears on the DR11 output data bus to this register.</td>
</tr>
</tbody>
</table>

**Word Count Register**

- **Size**: 32-bit
- **I/O**: read-only
- **Address**: 0xCC
- **Access**: P11_COUNT

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WC31-0</td>
<td>The word count bits specify how many bytes to transfer to or from the DR11W interface. Each transfer is one 16-bit word, or two bytes, so WC0 always has a value of 0.</td>
</tr>
</tbody>
</table>
## Specifications

**PCI Local Bus Compliance**

- **Number of Slots**: 1
- **Transfer Size**: 2, 4, and bursts up to 64 bytes
- **PCI Local Bus width**: 32 bits
- **Clock rate**: 33 MHz maximum
- **Signaling**: Universal: +5V or 3.3V
- **Address space**: Configuration space: 64 bytes
  Memory space: 1 page of 4 KB, 256 bytes used
  I/O space and Expansion ROM: not used

**Device Data Transfer**

- **Format**: 16-bit parallel word
- **Handshake**: 2-wire asynchronous handshake
- **Transfer types**: Programmed I/O, DMA block transfer, configurable DMA direction
- **Transfer rate**: Dependent upon attached device, host load, and block size.
  Maximum 8 MB/second
- **Signal polarity**: Data is true.
  Control signals are programmable; the default is specified by DR11W.
- **Signal Timing**: Programmable handshake timing.
- **Buffers**: 128-byte FIFO for input, 128-byte FIFO for output

**Software**

- Drivers for Solaris 2.6+ (Intel and SPARC platforms), Windows NT/2000/XP Version 4.0, AIX Version 4.3, Irex 6.5, and Linux Red Hat Version 5.1

**Power**

- 5V at 1.5A

**Environmental**

- **Temperature**: Operating: 10 to 40°C
  Nonoperating: -20 to 60°C
- **Humidity**: Operating: 20 to 80% noncondensing at 40°C
  Nonoperating: 95% noncondensing at 40°C

**Physical**

- **Dimensions**: 3.775" x 5.05" x 0.5"
- **Weight**: 3.2 oz
References


See the UNIX manual pages for ioctl(2), select(2), read(2), open(2), write(2), aioread(2), aiowrite(2), and aiowait(2) for specific information about these system calls.

PCI Local Bus Specification, Revision 2.1, 1995, is available from:
PCI Special Interest Group
P.O. Box 14070
Portland, OR 97214

Phone:
800/433-5177 (United States)
503/797-4207 (International)

Fax: 503/234-6762